



Real Time Clock Module

RX-8731LC

SEIKO EPSON CORPORATION

NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the
 applicable export control laws and regulations and follow the procedures required by such laws and
 regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.

/ Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.

• All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

CONTENTS

1. Overview	1
2. Block Diagram	1
 Terminal description	2
4. External Dimensions / Marking Layout	3
5. Absolute Maximum Ratings	4
6. Recommended Operating Conditions	4
7. Frequency Characteristics	4
 8. Electrical Characteristics	5 6
 9. Description of Functions	8 9 .16 .17 .21 .24 .26 .26 .28 .33
10. Reference information 10.1. Reference Data 10.2. Connection with Typical Microcontroller	.35
11. Application notes	36

I²C-BUS / Low Power / Ultra Small RTC with E²PROM and Unique ID-ROM

RX – 8731 LC

- Built in frequency adjusted 32.768 kHz crystal unit.
- Built in 80 bit E²PROM and 48 bit ID-ROM.
- 4 Programmable I/O ports.
- Compliant with I²C high-speed bus specifications (400 kHz).
- Equipped with alarm, timer, and frequency output (32.768kHz, 1024 Hz, 1 Hz) features.
- Low backup current $: 0.35 \ \mu\text{A} \ / \ 3 \ V_{Typ.}$
- Wide operating voltage range : 1.7 V to 5.5 V
- Wide timekeeper voltage range : 1.3 V to 5.5 V
- Ultra Small package. (VSOJ 12 pin)

The $I^2C\mbox{-}BUS$ is a trademark of NXP Semiconductors.


1. Overview

This is a real-time clock module of the I^2 C-BUS interface system that incorporates a 32.768 kHz crystal oscillator.

The real-time clock function incorporates not only a calendar and clock counter for the year, month, day, day of the week, hour, minute, and second, but also a time alarm, interval timer, and time update interruption, among other features.

The device operates with low current consumption due to the C-MOS process, and is thus able to operate on backup battery power for an extended period.


With such multiple functions housed in a downsized package, the module is perfect for use in a diverse range of cellular phones, handy terminals, and other compact electronic devices.



2. Block Diagram

3. Terminal description

3.1. Terminal connections




3.2. Pin Functions

Signal name	I/O			Fu	nction						
SDA	Bi- directional	I ² C-BUS commur An appropriate ρι	addresses, data, acknowledge bits, etc. are input and output in synchronization with the C-BUS communication serial clock. In appropriate pull-up resistance in accordance with the capacity of the signal cable must be onnected to this terminal, which is an open drain at the time of output.								
SCL	Input	The serial clock for	The serial clock for I ² C-BUS communication is input here.								
A0	Input	Device Address									
P00, P01	Bi- directional	I/O Port (N-ch Op	O Port (N-ch Open drain Output)								
P02, P03	Bi- directional	I/O Port (C-MOS	D Port(C-MOS Output)								
			The FOUT terminal is a 32.768-kHz clock output terminal provided with output control. The FOE terminal is an input terminal for controlling the FOUT output.								
FOUT	Output	FOE pin input									
			0	0	32768 Hz Output (C-MOS output)						
		X (Don't care)	0	1	1024 Hz Output (C-MOS output)						
		(,	1	0	1 Hz Output (C-MOS output)						
FOE	Input	"H"	1	1	32768 Hz Output (C-MOS output) *						
TOL	input	"L"	1	1	OFF (high impedance)						
		Note: FOUT outp	outs 32.768 k	Hz when the i	nitial power-on occurs. (FOE needs high level.)						
/ IRQ	Output	This terminal out interruptions, anc This is an N-ch o	the like.	- .	vel) for alarm interval timers, time update						
Vdd	_	This is a power-s	upply termina	I for the of the	e main power supply.						
GND	-	This terminal is co	onnected to th	ne negative si	de (Ground) of the power supply.						

Note : Be sure to connect a bypass capacitor rated at least 0.1 μF between VDD and GND.


4. External Dimensions / Marking Layout

4.1. External Dimensions



Consider glue abolition or glue do not touch to RTC.

4.2. Marking Layout



GND = 0 V

5. Absolute Maximum Ratings

Item	Symbol	Condition	Rating	Unit
Supply voltage	Vdd	Between VDD and GND	–0.3 to +6.5	V
Input voltage	Vin	FOE, A0, P0x, SCL, SDA pins	GND-0.3 to +6.5	V
Output voltage	Vout	FOUT, P0x, SDA, /IRQ pins	GND -0.3 to +6.5	V
Storage temperature	Tstg	When stored separately, without packaging	–55 to +125	°C

6. Recommended Operating Conditions

6. Recommended	Operat	ing Conditions				GND = 0 V
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating supply voltage	Vdd	_	1.7	3.0	5.5	V
Clock supply voltage	VCLK	Ta = –40 °C to +85 °C	1.3	3.0	5.5	V
Pull-up voltage	Vpup	SDA, /IRQ,P00,P01 pins			5.5	V
Operating temperature range	Topr	No condensation	-40	+25	+85	°C

7. Frequency Characteristics

* Unless otherwise specified, GND = 0 V, Ta = +25 °C, VDD = 3.0 V

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Output frequency	fo			32.768	(Тур.)	kHz
Frequency precision	∆f/f	$Ta = +25 \circ C$ $(*1) (*2)$ $VDD = 3.0 V$ 5 ± 23				
Frequency/voltage characteristics	f/V	Ta = +25 °C VDD = 2.0 V to 5.0 V	-2		+2	imes 10 ⁻⁶ / V
Frequency/temperature characteristics Oscillation start time	Тор	Ta = -20 °C to +70 °C VDD = 3.0 V ; +25 °C reference	-120		+10	× 10 ⁻⁶
Oscillation start time	tsta.	Ta = +25 °C VDD = 1.7 V		0.5	1.0	S
Oscillation start time	ISTA	Ta = -40 °C to +85 °C VDD = 1.7 V			3.0	s
Aging	fa	Ta = +25 °C VDD = 3.0 V ; first year	-5		+5	× 10 ^{–6} ∕ year

 $^{\ast 1}$) This difference is 1 minute by 1 month. (excluding offset)

*2) Including the frequency variation arising from three reflow processings.

Reflow processing as conducted under Epson Toyocom's conditions (Refer to the individual I specification).

8. Electrical Characteristics

8.1. DC characteristics

* Unless otherwise specified,

8.1. DC characteristics fscL = 0 Hz, GND = 0 V, VDD = 1.7 V to 5.5 V, Ta = -40 °C to +85 °C								
Item	Symbol		Condition		Min.	Тур.	Max.	Unit
Current consumption (1)	IDD1	fsc∟ = 0 Hz, /I FOUT : OFF		Vвк = 5 V		450	900	nA
Current consumption (2)	IDD2	Ta = -40 °C to		Vвк = 3 V		350	800	
Current consumption (3)	IDD3	fscL = 0 Hz, /I	RQ = OFF	VDD = 5 V		450	1500	
Current consumption (4)	IDD4	FOUT : OFF		VDD = 3 V		350	1400	nA
Current consumption (5)	IDD5	fscL = 0 Hz, /IRQ = OFF,	FOE = VDD	VDD = 5 V		3.0	6.0	
Current consumption (6)	IDD6	FOUT : 32.76 ON, CL = 0 pF		VDD = 3 V		2.0	4.0	μΑ
Current consumption (7)	IDD7	fscL = 0 Hz, /IRQ = OFF,	FOE = VDD	VDD = 5 V		8.0	16.0	μA
Current consumption (8)	IDD8	FOUT : 32.76 ON, CL = 30 p		VDD = 3 V	VDD = 3 V 5.0	5.0	10.0	μι
"H" input voltage	Vін	Input pins			$0.8\times V\text{DD}$		6.5	V
"L" input voltage	VIL	Input pins			GND – 0.3		$0.2\times V\text{DD}$	V
	Voh1		VDD = 5 V, IOH	I = −1 mA	4.5		5.0	
"H" output voltage	Voh2	FOUT, P0x	VDD = 3 V, IOH	I = −1 mA	2.2		3.0	V
vollage	Vонз	pins	VDD = 3 V, IOH	I = –100 μA	2.9		3.0	
	VOL1		VDD = 5 V, IOL	= 1 mA	GND		GND+0.5	
	Vol2	FOUT, P0x	VDD = 3 V, IOL	= 1 mA	GND		GND+0.8	V
"L" output	Vol3	pins	VDD = 3 V, IOL	= 100 μA	GND		GND+0.1	
voltage	VOL4	(IDO	VDD = 5 V, IOL	= 1 mA	GND		GND+0.25	
	Vol5	/IRQ pin	VDD = 3 V, IOL	= 1 mA	GND		GND+0.4	V
	Vol6	SDA pin	Vdd≥2 V, IoL=	=3 mA	GND		GND+0.4	V
Input leakage current	Ilκ	Input pins VIN = VDD or G	ND		-0.5		0.5	μA
Output leakage current	loz	Output pins VOUT = VDD or	GND		-0.5		0.5	μA


8.2. AC characteristics

8.2.1. AC characteristics(1)

* Unless otherwise specified, 0 Hz GND = 0.V, Vpp = 1.7 V to 5.5 V, Ta = -40 °C to +85 °C

		fscL = 0 Hz	<u>z, GND = 0 V, V</u>	/DD = 1.7 V to 5	5.5 V, Ta = -40	0 °C to +85 °C
ltem	Symbol		rd-Mode 100kHz)	Fast- (fsc∟=4	Unit	
liciti	Cymbol	Min.	Max.	Min.	Max.	Offic
SCL clock frequency	fscl		100		400	kHz
Start condition setup time	tsu;sta	4.7		0.6		μs
Start condition hold time	thd;sta	4.0		0.6		μS
Data setup time	tsu;dat	250		100		ns
Data hold time	thd;dat	0		0		ns
Stop condition setup time	tsu;sto	4.0		0.6		μs
Bus idle time between start condition and stop condition	tBUF	4.7		1.3		μs
Time when SCL = "L"	t∟ow	4.7		1.3		μs
Time when SCL = "H"	thigh	4.0		0.6		μs
Rise time for SCL and SDA	tr		1.0		0.3	μs
Fall time for SCL and SDA	tf		0.3		0.3	μS

f . . .




Caution: When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access **should be completed within 0.95 seconds**. If such communication requires **0.95 seconds** or longer, the I²C bus interface is reset by the internal bus timeout function, and the time is late for maximum one second. However, there is a condition under which reset function is activated.Please refer to [9.11 bus timeout function] for details.

8.2.2. AC characteristics(2)

* Unless otherwise specified,

		fscL = 0 Hz, GND = 0 V, VDD = 1.7 V to 5.5 V, Ta = -40 °C to +85 °C						
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
I/O port Delay Time	tiod	P0x pin, C∟ = 30 pF			300	ns		
FOUT duty	Duty	50% of VDD level	40	50	60	%		



8.3. E²PROM characteristics

	* Unless otherwise specified GND = 0 V, VDD = 1.7 V to 5.5 V, Ta = $-40 \degree$ C to +85 \degree C										
Item	Symbol	Condition	Min.	Тур.	Max.	Unit					
Write Operation voltage range ^{*1}	VEPW	VDD pin	1.8		5.5	V					
Current consumption	IDD9	Writing to E ² PROM			2	mA					
Power-on to E ² PROM access ^{*2}	tpua	_			30	ms					
Write cycle time ^{*3}	twr	_			1.8	ms					
Program/Erase Cycle	Nw	_	10 ⁵			cycles					
Data Retention	Tdr	_	10			Years					

*1 : It is necessary to write data to $E^2 PROM$ within voltage limit of VEPW.

*2 : After supplying of initial power, it is impossible to access to E²PROM for tPUA (30ms).
 It is impossible to write to E²PROM for (tSTA) from supplying of initial power until working of built-in quartz oscillator because of using built-in quarzt oscillator clock for writing data to E²PROM.

*3 : It is only possible to write with unit of byte to E²PROM. Further, waiting time of tWR (1.8ms) is required until next writing.

9. Description of Functions

9.1. Memory Map

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	note
00	SEC	0	40	20	10	8	4	2	1	*3
01	MIN	0	40	20	10	8	4	2	1	*3
02	HOUR	0	0	20	10	8	4	2	1	*3
03	WEEK	0	6	5	4	3	2	1	0	*3
04	DAY	0	0	20	10	8	4	2	1	*3
05	MONTH	0	0	0	10	8	4	2	1	*3
06	YEAR	80	40	20	10	8	4	2	1	
07	I/O Port DDR / Data	DP03	DP02	DP01	DP00	P03	P02	P01	P00	*5
08	MIN Alarm	AE	40	20	10	8	4	2	1	
09	HOUR Alarm	AE	•	20	10	8	4	2	1	*4
0A	WEEK Alarm	AE	6	5	4	3	2	1	0	*4
UA	DAY Alarm	AL	•	20	10	8	4	2	1	*4
0B	Timer Counter 0	128	64	32	16	8	4	2	1	
0C	Timer Counter 1	•	•	•	•	2048	1024	512	256	*4
0D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0	*1
0E	Flag Register	TEST	0	UF	TF	AF	0	VLF	0	*1 , *3
0F	Control Register	TEST	EWP	UIE	TIE	AIE	0	STOP	0	*3 , *6

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	note
10 19	E ² PROM				*6					
1A 1F	ID-ROM		48 bit (6 byte x 8 bit)							*7

*1. During the initial power-on (from 0 V), the power-on reset function sets "1" to the VLF bit.
 * Since the value of other registers is undefined at this time, be sure to reset all registers before using them.

*2. The *TEST* bits are Epson Tyocom test bits.

* Be sure to write "0" by initializing before using the clock module. Afterward, be sure to set "0" when writing. * The three *TEST* bits are undefined when read. Those bits should be masked after being read.

- *3. The ' o' mark indicates a write-prohibited bit, which returns a "0" when read.
- *4. The '•' mark indicates a read/write-accessible RAM bit for any data.
- *5. When supplying initial power from 0 V, a value of register 07 is initialized to"1100 1011"(cb h), and P00,01 is set to input port and P02,03 is set to output port. Further, P02 is set to Low and P03 is set to High output.
- *6. EWP bit is a bit for write-protection of E²PROM. When setting EWP bit to "1", writing operation to E²PROM is permitted. When supplying initial power, EWP bit is initialized to "0". It is unable to execute continuous writing to E²PROM with auto-increment. Further, after Byte writing, waiting time for 1.8ms is needed until next writing.

*7. When shipping from factory, unique ID information is written to ID-ROM individually. End user can only read it.

9.2. Description of registers

9.2.1. Clock counter (Reg – 00[h] to 02[h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
00	SEC	0	40	20	10	8	4	2	1
01	MIN	0	40	20	10	8	4	2	1
02	HOUR	0	0	20	10	8	4	2	1

• The clock counter counts seconds, minutes, and hours.

• The data format is BCD format. For example, when the "seconds" register value is "0101 1001" it indicates 59 seconds.

* Note with caution that writing non-existent time data may interfere with normal operation of the clock counter.

1) [Seconds] register (Reg – 00 [h])

This counter counts seconds. Count values are updated as: 00 seconds, 01 second, 02 to 59 seconds, 00 seconds, 01 second, etc. in that order.

2) [Minutes] register (Reg - 01 [h])

This counter counts minutes.

Count values are updated as: 00 minutes, 01 minute, 02 to 59 minutes, 00 minutes, 01 minute, etc. in that order.

3) [Hours] register (Reg - 02 [h])

The [Hours] counter uses a 24-hour clock.

Count values are updated as: 00 hours, 01 hour, 02 to 23 hours, 00 hours, 01 hour, etc. in that order.

9.2.2. Day counter (Reg - 03[h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
03	WEEK	0	6	5	4	3	2	1	0

• The day (of the week) is indicated by 7 bits, bit 0 to bit 6.

The day data values are counted as: Day 01h \rightarrow Day 02h \rightarrow Day 04h \rightarrow Day 08h \rightarrow Day 10h \rightarrow Day 20h \rightarrow Day 40h \rightarrow Day 01h \rightarrow Day 02h, etc.

• The correspondence between days and count values is shown below.

[WEEK]	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Day	Data[h]
	0	0	0	0	0	0	0	1	Sunday	01 h
	0	0	0	0	0	0	1	0	Monday	02 h
	0	0	0	0	0	1	0	0	Tuesday	04 h
Write / Read	0	0	0	0	1	0	0	0	Wednesday	08 h
	0	0	0	1	0	0	0	0	Thursday	10 h
	0	0	1	0	0	0	0	0	Friday	20 h
	0	1	0	0	0	0	0	0	Saturday	40 h
Write prohibit	ite prohibit * Do not set "1" to more than one day at the same time. Also, note with caution that any setting other than the seven shown above should not be made as it may interfere with normal operation.								_	_

9.2.3. Calendar counter (Reg – 04[h] to 06[h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
04	DAY	0	0	20	10	8	4	2	1
05	MONTH	0	0	0	10	8	4	2	1
06	YEAR	80	40	20	10	8	4	2	1

• The clock counter counts seconds, minutes, and hours.

• The data format is BCD format. For example, when the "seconds" register value is "0101 1001" it indicates 59 seconds.

* Note with caution that writing non-existent time data may interfere with normal operation of the clock counter.

1) [Day] register (Reg – 04 [h])

• This is the date counter.

Updating of this counter varies depending on the month.

* A leap year is set whenever the year value is a multiple of four (such as 04, 08, 12, 88, 92, or 96). In February of a leap year, the counter counts dates from "01," "02," "03," to "28," "29," "01," etc.

DAY	Month	Date update pattern
	1, 3, 5, 7, 8, 10, or 12	01, 02, 03 ~ 30, 31, 01 ~
Write / Read	4, 6, 9, or 11	01, 02, 03 ~ 30, 01, 02 ~
White / Read	February in normal year	01, 02, 03 ~ 28, 01, 02 ~
	February in leap year	01, 02, 03 ~ 28, 29, 01 ~

2) [Months] register (Reg - 05 [h])

• This is the month counter.

It is updated in annual cycles of regularly ordered months (January, February, March, etc.).

3) [YEAR] register (Reg - 06 [h])

- This is the year counter.
- It is updated in 100-year cycles of regularly ordered years (00, 01, 02 to 99, etc.).
- * Any year that is a multiple of four (04, 08, 12, 88, 92, 96, etc.) is handled as a leap year.

9.2.4. I/O Port DDR / Data register (Reg - 07 [h])


Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
07	I/O Port DDR / Data	DP03	DP02	DP01	DP00	P03	P02	P01	P00

Data direction (0: In, 1: Out)

Port Data

• Register for programable I/O port.

Execute input and output setting for each port with DP00 to DP03 bits, and consequently P00 to P03 s set to data bits.



When supplying initial power, a value of register 07 is initialized to "1100 1011" (cb h), then 00,01 is set to input port and P02,03 is set to output port.
 Further, P02 is set to Low, and P03 is set to High.

Pin	I/O	Data	condition
P00	In	1	Hi-Z (N-ch Open drain)
P01	In	1	Hi-Z (N-ch Open drain)
P02	Out	0	Low level (C-MOS)
P03	Out	1	High level(C-MOS)

- If read data of P00 to P03, it is able to retrieve a condition of corresponding pins. (Register content from DP00 to DP03 can be retrieved)
- In case of writing to a port, data is latched to data register P00 to P03. Insuch case, if corresponding setting bits DP00 to DP03 is"1", data of P00 to P03 is output to the pin, and data is not output if "0" (for setting of input port).
- In case of change over from input mode to output mode, (DPx : "0"→"1") data latched to data register Pox is output to the pin.

9.2.5. Alarm registers (Reg – 08[h] to 0A[h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
08	MIN Alarm	AE	40	20	10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0A	WEEK Alarm	AE	6	5	4	3	2	1	0
UA	DAY Alarm	AE	•	20	10	8	4	2	1

• The alarm interrupt function is used, along with the AEI, AF, and WADA bits, to set alarms for specified date, day, hour, and minute values.

• When the settings in the above alarm registers and the WADA bit match the current time, the /IRQ pin goes to low level and "1" is set to the AF bit to report that and alarm interrupt event has occurred.

9.2.6. Down counter for fixed-cycle timer (Reg - 0B[h] to 0C[h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
В	Timer Counter 0	128	64	32	16	8	4	2	1
С	Timer Counter 1	•	•	•	•	2048	1024	512	256

• This register is used to set the default (preset) value for the counter. Any count value from 1 (001 h) to 4095 (FFFh) can be set

• To use the fixed-cycle timer interrupt function, the TE, TF, TIE, TSEL0, and TSELD1 bits are set and used.

• When this down counter's count value changes from 001h to 000h, when TF bit = "1", or when the /IRQ pin is at low level ("L"), it indicates that a fixed-cycle timer interrupt event has occurred.

9.2.7. Extension Register (Reg – 0D [h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0

• This register is used to specify the target for the alarm function or time update interrupt function and to select or set operations such as fixed-cycle timer operations.

1) TEST bit

Those bits are the manufacturer's test bit.

Always leave this bit value as "0" except when testing.

Be careful to avoid writing to this bit when writing "1" to other bits in this register.

* The three TEST bits are undefined when read. Those bits should be masked after being read.

2) WADA bit (Week Alarm / Day Alarm Select)

This bit is used to specify either WEEK or DAY as the target of the alarm interrupt function. Writing a "1" to this bit specifies DAY as the comparison object for the alarm interrupt function. Writing a "0" to this bit specifies WEEK as the comparison object for the alarm interrupt function.

3) USEL bit (Update Interrupt Select)

This bit is used to specify either "1 second period" or "minute update" as the update generation timing of the time update interrupt function.

Writing a "1" to this bit specifies the internal clock's "minute update" (once per minute) operation as the timing by which time update interrupts are generated.

Writing a "0" to this bit specifies the internal clock's "one-second period" (once per second) operation as the timing by which time update interrupts are generated.

4) TE bit (Timer Enable)

This bit is used to control operation of the fixed-cycle timer interrupt function. When "1" is written to this bit, the fixed-cycle timer interrupt function starts operating. When "0" is written to this bit, the fixed-cycle timer interrupt function stops operating.

5) FSEL1, FSEL0 bits (Frequency Select 1, 0)

A combination of the FSEL1 and FSEL0 bits is used to select the frequency to be output. The choice is possible by a combination of FSEL-bits and FOE-pin, select the frequency of clock output or inhibit the clock output.

6) TSEL1, TSEL0 bits (Timer Select 1, 0)

These bits specify the fixed-cycle timer interrupt function's countdown period (source clock). Four different periods can be selected via combinations of these two bit values.

9.2.8. Flag Register ($\text{Reg}-\text{0E}\left[\text{h}\right]$)

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0E	Flag Register	TEST	0	UF	TF	AF	0	VLF	0

• This is a flag register that indicates circumstantial results, such as the state of power supply, the generated state of various interrupt events, the reliability of internal data, and the like.

1) UF bit (Update Flag)

This flag bit holds the result of the detection of a time-update interrupt event. If a time-update interrupt event is generated, this bit shifts from "0" to "1."

2) TF bit (Timer Flag)

This flag bit holds the result of the detection of a fixed-cycle timer interrupt event. If a fixed-cycle timer interrupt event is generated, this bit shifts from "0" to "1."

3) AF bit (Alarm Flag)

This is a flag bit that retains the result when an alarm interrupt event has been detected. When an alarm interrupt event occurs, this bit's value changes from "0" to "1".

4) VLF bit (Voltage Low Flag)

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop. Once this flag bit's value is "1", its value is retained until a "0" is written to it.

During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to initialize all registers before using them.

VLF	Data	Description
Write	0	The VLF is cleared to 0, and waiting for next low voltage detection.
white	1	It is impossible to write in 1 to VLF.
	0	RTC register data are valid.
Read	1	RTC register data are invalid. Should be initialized of all register data. VLF is maintained till it is cleared by zero.

9.2.9. Control Register (Reg – 0F [h])

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0F	Control Register	TEST	EWP	UIE	TIE	AIE	0	STOP	0

• This is a flag register that indicates circumstantial results, such as the state of power supply, the generated state of various interrupt events, the reliability of internal data, and the like.

1) EWP bit (E²PROM Write Protect)

When "1" is written to this bit, can use E²PROM Write operation.

During the initial power-on (from 0 V), the power-on reset function resets "0" to the EWP bit.

2) UIE bit (Update Interrupt Enable)

This bit sets the operation of the /INT interrupt signal when a time update event has occurred (the UF bit value changes from "0" to "1").

When a "1" is written to this bit, occurrence of an interrupt event causes a low-level interrupt signal to be output from /INT pin.

Writing "0" to this bit prohibits low-level output from the /INT pin.

3) TIE bit (Timer Interrupt Enable)

This bit sets the operation of the /INT interrupt signal when a fixed-cycle interrupt event has occurred (the TF bit value changes from "0" to "1").

When a "1" is written to this bit, occurrence of an interrupt event causes a low-level interrupt signal to be output from /INT pin.

Writing "0" to this bit prohibits low-level output from the /INT pin.

4) AIE bit (Alarm Interrupt Enable)

This bit sets the operation of the /INT interrupt signal when an alarm interrupt event has occurred (the AF bit value changes from "0" to "1").

When a "1" is written to this bit, occurrence of an interrupt event causes a low-level interrupt signal to be output from /INT pin.

Writing "0" to this bit prohibits low-level output from the /INT pin.

5) STOP bit

This bit is used to stop functions related to the RTC's internal counter operations. Writing a "1" to this bit stops the counter operations. Writing a "0" to this bit cancels stop status (restarts operations). * For optimum performance, do not use this bit for functions other than the clock and calendar functions.

• The relation between STOP bit and other operation.

If STOP bit is "1", it comes under the influence of the followings.

* Stop 1) updates of year, month, date, day of the week, hours, minutes and seconds are stopped.
 All updates of clock and calendar operation are stopped.
 Further, an alarm interrupt event is not functioned with them.

* Stop 2) Periodical time interrupt function is partially stopped.

- If source lock setting of periodical timer is set to 64 Hz, 1 Hz, 1/60 Hz, periodical timer interrupt function is not worked.
 - (It is only operated if source lock setting is 4096 Hz)

9.3. E²PROM and ID-ROM

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0F	Control Register	TEST	EWP	UIE	TIE	AIE	0	STOP	0
Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10									
I	E ² PROM			80	bit (10 k	oyte x 8 l	bit)		
19									
1A 1F	ID-ROM			48	bit (6 b	yte x 8 b	oit)		

1) EWP bit (E²PROM Write Protect)

EWP is a bit for write- protect of E²PROM.

When setting EWP bit to " 1 ", writing to E^2PROM is permitted.

When supplying initial power, EWP bit is initialized to " 0 ".

2) E²PROM

Continuous wrting to E^2PROM with auto-increment cannot be executed. And after Byte writing, waiting time with 1.8ms is needed until next writing. In case of execution writing to E^2PROM without waiting, it is ignored. Access to area except E^2PROM is available. The quartz oscillation clock is used for data writing to E^2PROM , therefore it is unable to write to E^2PROM until the quartz oscillator is worked after supplying power.


3) ID-ROM

Individual unique ID is written to ID-ROM when shipping from factory. ID-ROM cannot be written by customer. Only reading is available.


9.4. Fixed-cycle Timer Interrupt Function

The fixed-cycle timer interrupt generation function generates an interrupt event periodically at any fixed cycle set between 244.14 µs and 4095 minutes.

When an interrupt event is generated, the /IRQ pin goes to low level and "1" is set to the TF bit to report that an event has occurred. (However, when a fixed-cycle timer interrupt event has been generated low-level output from the /IRQ pin occurs only when the value of the control register's TIE bit is "1". Up to 7.8 ms after the interrupt occurs, the /IRQ status is automatically cleared (/IRQ status changes from low-level to Hi-Z).



9.4.1. Diagram of fixed-cycle timer interrupt function



- (1) When a "1" is written to the TE bit, the fixed-cycle timer countdown starts from the preset value.
- (2) A fixed-cycle timer interrupt event starts a countdown based on the countdown period (source clock). When the count value changes from 001h to 000h, an interrupt event occurs.
 * After the interrupt event that occurs when the count value changes from 001h to 000h, the counter automatically reloads the preset value and again starts to count down. (Repeated operation)
- (3) When a fixed-cycle timer interrupt event occurs, "1" is written to the TF bit.
- (4) When the TF bit = "1" its value is retained until it is cleared to zero.
- (5) If the TIE bit = "1" when a fixed-cycle timer interrupt occurs, /IRQ pin output goes low.
- * If the TIE bit = "0" when a fixed-cycle timer interrupt occurs, /IRQ pin output remains Hi-Z.
- (6) Output from the /IRQ pin remains low during the tRTN period following each event, after which it is automatically cleared to Hi-Z status.
 - * /IRQ is again set low when the next interrupt event occurs.
- (7) When a "0" is written to the TE bit, the fixed-cycle timer function is stopped and the /IRQ pin is set to Hi-Z status. * When /IRQ = low, the fixed-cycle timer function is stopped. The tRTN period is the maximum amount of time before the /IRQ pin status changes from low to Hi-Z.
- (8) When /IRQ = low, the /IRQ pin status changes from low to Hi-Z as soon as the TF bit value changes from "1" to "0".
- (9) When /IRQ = low, the /IRQ pin status changes from low to Hi-Z as soon as the TIE bit value changes from "1" to "0".

9.4.2. Related registers for function of fixed-cycle timer interrupt function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0B	Timer Counter 0	128	64	32	16	8	4	2	1
0C	Timer Counter 1	•	•	•	•	2048	1024	512	256
0D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag Register	TEST	0	UF	TF	AF	0	VLF	0
0F	Control Register	TEST	EWP	UIE	TIE	AIE	0	STOP	0

* Before entering operation settings, we recommend first clearing the TE bit to "0" and then clearing the TF and TIE bits to "0" in that order, so that all control-related bits are zero-cleared (= set to operation stop mode) to prevent hardware interrupts from occurring inadvertently while entering settings.

* When the fixed-cycle timer interrupt function is not being used, the fixed-cycle timer control register (Reg – 0B to 0C) can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits.

1) TSEL1, TESL0 bits (Timer Select 1, 0)

The combination of these two bits is used to set the countdown period (source clock) for the fixed-cycle timer interrupt function (four settings can be made).

TSEL1, 0	TSEL1 (bit 1)	TSEL0 (bit 0)	Source clock	Auto reset time tRTN	Effects of STOP and RESET bits
	0	0	4096 Hz /Once per 244.14 µs	122 μs	-
W/R	0	1	64 Hz /Once per 15.625 ms	7.813 ms	* Does not operate when
	1	0	1 Hz /Once per second	7.813 ms	the STOP bit or RESET
	1	1	1/60 Hz /Once per minute	7.813 ms	bit value is "1".

*1) The /IRQ pin's auto reset time (tRTN) varies as shown above according to the source clock setting.

- *2) An interrupt that occurs when the source clock is in 1 Hz mode is not linked to the internal clock. (Instead, a dedicated 1 Hz timer circuit is used for independent operation.)
- *3) An interrupt that occurs when the source clock is in 1/60 Hz mode is linked to the internal clock's "minute" update operation.

2) Down counter for fixed-cycle timer (Timer Counter 1, 0)

This register is used to set the default (preset) value for the counter. Any count value from 1 (001 h) to 4095 (FFFh) can be set. The counter counts down based on the source clock's period, and when the count value changes from 001h to 000h, the TF bit value becomes "1".

The countdown that starts when the TE bit value changes from "0" to "1" always begins from the preset value.

Be sure to write "0" to the TE bit before writing the preset value. If a value is written while TE = "1" the first subsequent event will not be generated correctly.

	Address 0C										Addre	ss 0B			
	Timer Counter 1							Т	imer C	ounter	0				
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
•	• • • 2048 1024 512 256					128	64	32	16	8	4	2	1		

* By the status of TE-bit, contents changes when reads these register.

TE bit	Description
" 0 " * Stops fixed-cycle timer interrupt function.	The default (preset) value can be checked by reading this register.
" 1 " * Starts fixed-cycle timer interrupt function.	 The status during a countdown can be checked by reading this register. * However, since the read data is not held (the data may be changing), to obtain accurate data the countdown status should be read twice and then compared.

* When the fixed-cycle timer interrupt function is not being used, the fixed-cycle timer control register (Reg – 0B to 0C) can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits.

3) TE bit (Timer Enable)

When TE bit is "0", the default (preset) can be checked by reading this register.

TE	Data	Description
	0	Stops fixed-cycle timer interrupt function. * Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-Z).
Write / Read	1	Starts fixed-cycle timer interrupt function. * The countdown that starts when the TE bit value changes from "0" to "1" always begins from the preset value.

4) TF bit (Timer Flag)

This is a flag bit that retains the result when a fixed-cycle timer interrupt event is detected.

If it was already cleared to zero, this value changes from "0" to "1" when an event occurs, and the new value is retained.

TF	Data	Description					
0 Write		The TF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-Z).					
	1	This bit is invalid after a "1" has been written to it.					
	0	Fixed-cycle timer interrupt events are not detected.					
Read	1	Fixed-cycle timer interrupt events are detected. (Result is retained until this bit is cleared to zero.)					

5) TIE bit (Timer Interrupt Enable)

This bit is used to control output of interrupt signals from the /IRQ pin when a fixed-cycle timer interrupt event has occurred.


When a "1" is written to this bit, occurrence of an interrupt event causes a low-level interrupt signal to be output from /IRQ pin.

When a "0" is written to this bit, output from the /IRQ pin is prohibited (disabled).

TIE	Data	Description					
Write / Read	0	 When a fixed-cycle timer interrupt event occurs, an interrupt signal is not generated or is canceled (/IRQ status remains Hi-Z). When a fixed-cycle timer interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-Z). * Even when the TIE bit value is "0" another interrupt event may change the /IRQ status to low (or may hold /IRQ = "L"). 					
	1	When a fixed-cycle timer interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-Z to low).					

9.4.3. Fixed-cycle timer start timing

Counting down of the fixed-cycle timer value starts at the rising edge of the SCL signal that occurs when the TE value is changed from "0" to "1" (after bit 0 is transferred).



9.4.4. Fixed-cycle timer interrupt interval (example)

The combination of the source clock settings (settings in TSEL1 and TSEL0) and fixed-cycle timer countdown setting (Reg–0B to Reg-0C setting) sets the fixed-cycle timer interrupt interval, as shown in the following examples.

		Source	e clock	
Timer Counter	4096 Hz	64 Hz	1 Hz	1/60 Hz
setting	TSEL1,0 0 , 0	TSEL1,0 0 , 1	TSEL1,0 1 , 0	TSEL1,0 1 , 1
0	_	_	_	_
1	244.14 μs	15.625 ms	1 s	1 min
2	488.28 μs	31.25 ms	2 s	2 min
:	•	•	• •	÷
41	10.010 ms	640.63 ms	41 s	41 min
82	20.020 ms	1.281 s	82 s	82 min
128	31.250 ms	2.000 s	128 s	128 min
192	46.875 ms	3.000 s	192 s	192 min
205	50.049 ms	3.203 s	205 s	205 min
320	78.125 ms	5.000 s	320 s	320 min
410	100.10 ms	6.406 s	410 s	410 min
640	156.25 ms	10.000 s	640 s	640 min
820	200.20 ms	12.813 s	820 s	820 min
1229	300.05 ms	19.203 s	1229 s	1229 min
1280	312.50 ms	20.000 s	1280 s	1280 min
1920	468.75 ms	30.000 s	1920 s	1920 min
2048	500.00 ms	32.000 s	2048 s	2048 min
2560	625.00 ms	40.000 s	2560 s	2560 min
3200	0.7813 s	50.000 s	3200 s	3200 min
3840	0.9375 s	60.000 s	3840 s	3840 min
÷	•	•	•	÷
4095	0.9998 s	63.984 s	4095 s	4095 min

• Fixed-cycle timer interrupt time error and fixed-cycle timer interrupt interval time

A fixed-cycle timer interrupt time error is an error in the selected source clock's $^{+0}/_{-1}$ interval time. Accordingly, the fixed-cycle timer interrupt's interval (one cycle) falls within the following range in relation to the set time.

Fixed-cycle timer interrupt's interval

(Fixed-cycle timer interrupt's set time(*) - source clock interval) to (fixed-cycle timer interrupt set time)


*) Fixed-cycle timer interrupt's set time = Source clock setting × Countdown timer setting for fixed-cycle timer

* The time actually set to the timer is adjusted by adding the time described above to the communication time for the serial data transfer clock used for the setting.


9.5. Alarm Interrupt Function

The alarm interrupt generation function generates interrupt events for alarm settings such as date, day, hour, and minute settings.

When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred.



9.5.1. Diagram of alarm interrupt function



- The hour, minute, date or day when an alarm interrupt event is to occur is set in advance along with the WADA bit, and when the setting matches the current time an interrupt event occurs.
 (Note) Even if the current date/time is used as the setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).
- (2) When a time update interrupt event occurs, the AF bit values becomes "1".
- (3) When the AF bit = "1", its value is retained until it is cleared to zero.
- (4) If AIE = "1" when an alarm interrupt occurs, the /IRQ pin output goes low.
 * When an alarm interrupt event occurs, /IRQ pin output goes low, and this status is then held until it is cleared via the AF bit or AIE bit.
- (5) If the AIE value is changed from "1" to "0" while /IRQ is low, the /IRQ status immediately changes from low to Hi-Z. After the alarm interrupt occurs and before the AF bit value is cleared to zero, the /IRQ status can be controlled via the AIE bit.
- (6) If the AF bit value is changed from "1" to "0" while /IRQ is low, the /IRQ status immediately changes from low to Hi-Z.
- (7) If the AIE bit value is "0" when an alarm interrupt occurs, the /IRQ pin status remains Hi-Z.

9.5.2. Related registers for Alarm interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
01	MIN	0	40	20	10	8	4	2	1
02	HOUR	0	0	20	10	8	4	2	1
03	WEEK	0	6	5	4	3	2	1	0
04	DAY	0	0	20	10	8	4	2	1
08	MIN Alarm	AE	40	20	10	8	4	2	1
09	HOUR Alarm	AE	•	20	10	8	4	2	1
0.4	WEEK Alarm	A.F.	6	5	4	3	2	1	0
0A	DAY Alarm	AE	•	20	10	8	4	2	1
0D	Extension Register	<u>TEST</u>	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag Register	<u>TEST</u>	0	UF	TF	AF	0	VLF	0
0F	Control Register	<u>TEST</u>	EWP	UIE	TIE	AIE	0	STOP	0

* Before entering settings for operations, we recommend writing a "0" to the AIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

* When the STOP bit value is "1" alarm interrupt events do not occur.

* When the alarm interrupt function is not being used, the Alarm registers (Reg - 08h to 0Ah) can be used as a RAM register. In such cases, be sure to write "0" to the AIE bit.

* When the AIE bit value is "1" and the Alarm registers (Reg - 08h to 0Ah) is being used as a RAM register, /IRQ may be changed to low level unintentionally.

1) WADA bit (Week Alarm / Day Alarm Select)

The alarm interrupt function uses either "Day" or "Week" as its target. The WADA bit is used to specify either WEEK or DAY as the target for alarm interrupt events.

WADA	Data	Description
Write / Deed	0	Sets WEEK as target of alarm function (DAY setting is ignored)
Write / Read	1	Sets DAY as target of alarm function (WEEK setting is ignored)

2) Alarm registers (Reg - 08[h] to 0A[h])

The hour, minute, date or day when an alarm interrupt event will occur is set using this register and the WADA bit.

In the WEEK alarm /Day alarm register (Reg - A), the setting selected via the WADA bit determines whether WEEK alarm data or DAY alarm data will be set. If WEEK has been selected via the WADA bit, multiple days can be set (such as Monday, Wednesday, Friday, Saturday).

When the settings made in the alarm registers and the WADA bit match the current time, the AF bit value is changed to "1". At that time, if the AIE bit value has already been set to "1", the /IRQ pin goes low.

- *1) The register that "1" was set to "AE" bit, doesn't compare alarm. (Example) Write 80h (AE = "1") to the WEEK Alarm /DAY Alarm register (Reg - A): Only the hour and minute settings are used as alarm comparison targets. The week and date settings are not used as alarm comparison targets. As a result, alarm occurs if only an hour and minute accords with alarm data.
- *2) If all three AE bit values are "1" the week/date settings are ignored and an alarm interrupt event will occur once per minute.

3) AF bit (Alarm Flag)

When this flag bit value is already set to "0", occurrence of an alarm interrupt event changes it to "1". When this flag bit value is "1", its value is retained until a "0" is written to it.

AF	Data	Description				
Write	0	The AF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-Z) when an alarm interrupt event has occurred.				
	1	This bit is invalid after a "1" has been written to it.				
	0	Alarm interrupt events are not detected.				
Read	1	Alarm interrupt events are detected. (Result is retained until this bit is cleared to zero.)				

4) AIE bit (Alarm Interrupt Enable)

When an alarm interrupt event occurs (when the AF bit value changes from "0" to "1"), this bit's value specifies whether an interrupt signal is generated (/IRQ status changes from Hi-Z to low) or is not generated (/IRQ status remains Hi-Z).

AIE	Data	Description
Write / Read	0	 When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/IRQ status remains Hi-Z). When an alarm interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-Z). * Even when the AIE bit value is "0" another interrupt event may change the /IRQ status to low (or may hold /IRQ = "L").
	1	 When an alarm interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-Z to low). * When an alarm interrupt event occurs, low-level output from the /IRQ pin occurs only when the AIE bit value is "1". This value is retained (not automatically cleared) until the AF bit is cleared to zero.

9.5.3. Examples of alarm settings

1) Example of alarm settings when "Day" has been specified (and WADA bit = "0")

				Reg	– A	Reg - 9	Reg - 8			
Day is specified WADA bit = "0"		bit 6 S	bit 5 F	bit 4 T	bit 3 W	bit 2 T	bit 1 M	bit 0 S	HOUR Alarm	MIN Alarm
Monday through Friday, at 7:00 AM * Minute value is ignored	0	0	1	1	1	1	1	0	07 h	80 h ~ FF h
Every Saturday and Sunday, for 30 minutes each hour * Hour value is ignored		1	0	0	0	0	0	1	80 h ~ FF h	30 h
Even, day, at 6:59 AM	0	1	1	1	1	1	1	1	18 h	59 h
Every day, at 6:59 AM	1	Х	Х	Х	Х	Х	Х	Х	1011	5911

X: Don't care

2) Example of alarm settings when "Day" has been specified (and WADA bit = "1")


		Reg - A							Reg - 9	Reg - 8	
Day is specified WADA bit = "1"	bit 7 AE	bit 6	bit 5 20	bit 4 10	bit 3 08	bit 2 04	bit 1 02	bit 0 01	HOUR Alarm	MIN Alarm	
First of each month, at 7:00 AM * Minute value is ignored	0	0	0	0	0	0	0	1	07 h	80 h ~ FF h	
15 th of each month, for 30 minutes each hour * Hour value is ignored	0	0	0	1	0	1	0	1	80 h ~ FF h	30 h	
Every day, at 6:59 PM	1	Х	Х	Х	Х	Х	Х	Х	18 h	59 h	

X: Don't care


9.6. Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock.

When an interrupt event occurs, the UF bit value becomes "1" and the /INT pin goes to low level to indicate that an event has occurred. (However, when a fixed-cycle timer interrupt event has been generated, low-level output from the /INT pin occurs only when the value of the control register's UIE bit is "1". This /INT status is automatically cleared (/INT status changes from low level to Hi-Z) 7.8 ms (fixed value) after the interrupt occurs.



9.6.1. Time update interrupt function diagram



- (1) A time update interrupt event occurs when the internal clock's value matches either the second update time or the minute update time. The USEL bit's specification determines whether it is the second update time or the minute update time that must be matched.
 - * But, actually, it is an interrupt that occurs when the source clock is in second update mode is not linked to the internal clock. (Instead, a dedicated 1 Hz timer circuit is used for independent operation.)
- (2) When a time update interrupt event occurs, the UF bit value becomes "1".
- (3) When the UF bit value is "1" its value is retained until it is cleared to zero.
- (4) When a time update interrupt occurs, /IRQ pin output is low if UIE = "1".
 * If UIE = "0" when a timer update interrupt occurs, the /IRQ pin status remains Hi-Z.
- (5) Each time an event occurs, /IRQ pin output is low only up to the tRTN time (which is fixed as 7.1825 ms for time update interrupts) after which it is automatically cleared to Hi-Z.
 * /IRQ pin output goes low again when the next interrupt event occurs.
- (6) When /IRQ = low, the /IRQ pin status changes from low to Hi-Z as soon as the UF bit value changes from "1" to "0".
- (7) When /IRQ = low, the /IRQ pin status changes from low to Hi-Z as soon as the UIE bit value changes from "1" to "0".

9.6.2. Related registers for time update interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0D	Extension Register	TEST	WADA	USEL	TE	FSEL1	FSEL0	TSEL1	TSEL0
0E	Flag Register	TEST	0	UF	TF	AF	0	VLF	0
0F	Control Register	TEST	EWP	UIE	TIE	AIE	0	STOP	0

* Before entering settings for operations, we recommend writing a "0" to the UIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

* When the STOP bit value is "1" time update interrupt events do not occur.

* Although the time update interrupt function cannot be fully stopped, if "0" is written to the UIE bit, the time update interrupt function can be prevented from changing the /IRQ pin status to low.

1) USEL bit (Update Interrupt Select)

This bit is used to select "second" update or "minute" update as the timing for generation of time update interrupt events.

USEL	Data	Description
Write / Read	0	Selects "second update" (once per second) as the timing for generation of interrupt events * But, actually, it is an interrupt that occurs when the source clock is in second update mode is not linked to the internal clock. (Instead, a dedicated 1 Hz timer circuit is used for independent operation.)
	1	Selects "minute update" (once per minute) as the timing for generation of interrupt events

2) UF bit (Update Flag)

Once it has been set to "0", this flag bit value changes from "0" to "1" when a time update interrupt event occurs. When this flag bit = "1" its value is retained until a "0" is written to it.

UF	Data	Description
Write	0	The UF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-Z) when an time update interrupt event has occurred.
	1	This bit is invalid after a "1" has been written to it.
	0	Time update interrupt events are not detected.
Read	1	Time update interrupt events are detected. (The result is retained until this bit is cleared to zero.)

3) UIE bit (Update Interrupt Enable)

When a time update interrupt event occurs (UF bit value changes from "0" to "1"), this bit selects whether to generate an interrupt signal (/IRQ status changes from Hi-Z to low) or to not generate it (/IRQ status remains Hi-Z).

UIE	Data	Description
Write / Read	0	 Does not generate an interrupt signal when a time update interrupt event occurs (/IRQ remains Hi-Z) Cancels interrupt signal triggered by time update interrupt event (/IRQ changes from low to Hi-Z). * Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-Z) when an time update interrupt event has occurred.
	1	 When a time update interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-Z to low). * When a time update interrupt event occurs, low-level output from the /IRQ pin occurs only when the UIE bit value is "1". Up to 7.8 ms after the interrupt occurs, the /IRQ status is automatically cleared (/IRQ status changes from low to Hi-Z).

9.7. /IRQ "L" Interrupt Output When Interrupt Function Operates

1) Setting interrupt events to occur in response to /IRQ "L" interrupt output

The /IRQ interrupt output pin is shared as the output pin for three kinds of interrupt events: events related to the fixed-cycle timer interrupt function and events related to the time update interrupt function and events related to the alarm interrupt function.

When an interrupt occurs (when /IRQ is at low level ("L")), read the TF and UF and AF flags to determine which type of interrupt event occurred (which flag value changed to "1").

2) How to prevent /IRQ pin from going to low level ("L")

To prevent the /IRQ pin from going to low level ("L"), clear all TIE and UIE and AIE bits to zero. To detect when an interrupt event has occurred without having to set the /IRQ pin to low level, monitor the TF and AF flag bit values to see if the target interrupt event has occurred (i.e., to see if either flag bit value changes from "0" to "1").

9.8. FOUT function [clock output function]

The clock signal (with precision equal to that of the on-chip crystal osillator) can be output (as C-MOS output) via the FOUT pin.

9.8.1. FOUT control register.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
D	Extension Register	TEST1	WADA	0	TE	FSEL1	FSEL0	TSEL1	TSEL0

By a combination of FSEL and FOE, an FOUT terminal outputs 32768Hz and 1024Hz and 1Hz and can stop the output.

9.8.2. FOUT function table.

FOE pin input	FSEL1 bit	FSEL0 bit	FOUT pin output					
	0	0	32768 Hz Output (C-MOS output)					
X (Don't care)	0	1	1024 Hz Output (C-MOS output)					
(Bont bare)	1	0	1 Hz Output (C-MOS output)					
"H"	1	1	32768 Hz Output (C-MOS output) *1					
"L"	1	1	OFF (high impedance) *2					

*1 At initial power-on , in case of FOE input is high, 32768Hz is selected automatically by power-on-reset-function.

*2 The combination to disable the FOUT output is FOE=Low and FSEL=FSEL1 = "1" only. Other combinations output any frequency from FOUT terminal.

*3 When control about ON and OFF of the output from FOUT by only FSEL, should FOE=L.

FOE pin input	FSEL1 bit	FSEL0 bit	FOUT pin output				
	0	0	32768 Hz Output (C-MOS output)				
"L"	0	1	1024 Hz Output (C-MOS output)				
L	1	0	1 Hz Output (C-MOS output)				
	1	1	OFF (high impedance)				

*4 When control about ON and OFF of the output from FOUT by only by FOE terminal, should FSEL0=FSEL1="1". Note: The control frequency is 32768Hz only.



FSEL1 bit	FSEL0 bit	FOE pin input	FOUT pin output						
4	4	"H"	32768 Hz Output (C-MOS output)						
I	I	"L"	OFF (high impedance)						
At initial powe	At initial power-on, FSEL0 and FSEL1 are set to "1" by power-on-reset function.								

9.8.3. Attention of FOUT function.

Note 1

A disappearance of the FOUT output when the voltage sharply went up and down.

Note 2

The effect of STOP bit to FOUT functions. When STOP = "1", 32768Hz and 1024Hz output is possible. But 1Hz output is disabled.

9.9. Reading/Writing Data via the I²C Bus Interface

9.9.1. Overview of I²C-BUS


The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level.

During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is output while the SCL line is at high level.

The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse.

9.9.2. Starting and stopping I²C bus communications



1) START condition, repeated START condition, and STOP condition

(1) START condition

• The SDA level changes from high to low while SCL is at high level.

(2) STOP condition

• This condition regulates how communications on the I²C -BUS are terminated. The SDA level changes from low to high while SCL is at high level.

(3) Repeated START condition (RESTART condition)


• In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.

2) Caution points

- *1) The master device always controls the START, RESTART, and STOP conditions for communications.
- *2) The master device does not impose any restrictions on the timing by which STOP conditions affect transmissions, so communications can be forcibly stopped at any time while in progress. (However, this is only when this RTC module is in receiver mode (data reception mode = SDA released).
- *3) When communicating with this RTC module, the series of operations from transmitting the START condition to transmitting the STOP condition should occur **within 1 seconds**. (A RESTART condition may be sent between a START condition and STOP condition, but even in such cases the series of operations from transmitting the START condition to transmitting the STOP condition should still occur **within 1 seconds**.)

If this series of operations requires **1 seconds or longer**, the I²C bus interface will be automatically cleared and set to standby mode by this RTC module's bus timeout function. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation. (When the read operation is invalid, all data that is read has a value of "1"). Restarting of communications begins with transfer of the START condition again

*4) When communicating with this RTC module, wait at least 1.3 μs (see the tBUF rule) between transferring a STOP condition (to stop communications) and transferring the next START condition (to start the next round of communications).




- 9.9.3. Data transfers and acknowledge responses during I²C -BUS communications
 - 1) Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 1 seconds.)

The address auto increment function operates during both write and read operations. After address Fh, incrementation goes to address 0h.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) receives data while the SCL line is at high level.



* Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.

2) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.

SCL from Master	1 2	8	9
SDA from transmitter (sending side)			Release SDA
SDA from receiver (receiving side)			Low active ACK signal

After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

9.9.4. Slave address

The I^2 C-BUS devices do not have any chip select or chip enable pins. All I^2 C-BUS devices are memorized with a fixed unique number in it. The chip selection on the I^2 C-BUS is executed, when the interface starts, the master device send the required slave address to all devices on the I^2 C-BUS. The receiving device only reacts for interfacing, when the required slave address is agreed with its own slave address.

The slave address is 7 bits data that is made of 4 bits fixed data (group 1), and 3 bits data (group 2). As in the RX-8731, the data in group 1 is (1010), group 2 is (00X). The data X in group 2 is given by A0 pin input logic level. The upper 2 bits of group 2 is fixed as (00).

In case, two RX-8731s are installed on a system, it is possible to select each device using A0 terminal logic level. Note that if more RX-8731s are installed, it is possible to access each device by using dynamic control to the A0 pins.

RX-8731 slave address

1	0	1	0	0	0	A0
			,	4		
Group 1				Group 2	2	


During in actual data transmission, the transmitted data contains the slave address and the data with R/W (read/write) bit.

		Slave	e addre	ess			R/W bit
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	0	1	0	0	0	A0	R/W
Fixed value							
0 when write mode1 when read mode							

9.9.5. System configuration

All ports connected to the I²C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).



Any device that controls the data transmission and data reception is defined as a "Master". and any device that is controlled by a master device is defined as a "Slave".

The device transmitting data is defined as a "Transmitter" and the device receiving data is defined as a receiver"


In the case of this RTC module, controllers such as a CPU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

9.9.6. I²C bus protocol

- In the following sequence descriptions, it is assumed that the CPU is the master and the RX-8581 is the slave.
- 1) Address specification write sequence

Since the RX-8731 includes an address auto increment function, once the initial address has been specified, the RX-8731 increments (by one byte) the receive address each time data is transferred.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX-8731's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RX-8731.
- (4) CPU transmits write address to RX-8731.
- (5) Check for ACK signal from RX-8731.
- (6) CPU transfers write data to the address specified at (4) above.
- (7) Check for ACK signal from RX-8731.
- (8) Repeat (6) and (7) if necessary. Addresses are automatically incremented.
- (9) CPU transfers stop condition [P].



2) Address specification read sequence

After using write mode to write the address to be read, set read mode to read the actual data.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX-8731's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RX-8731.
- (4) CPU transfers address for reading from 8731.
- (5) Check for ACK signal from RX-8731.
- (6) CPU transfers RESTART condition [Sr] (in which case, CPU does not transfer a STOP condition [P]).
- (7) CPU transfers RX-8731's slave address with the R/W bit set to read mode.

(8) Check for ACK signal from RX-8731 (from this point on, the CPU is the receiver and the RX-8731 is the transmitter).

(9) Data from address specified at (4) above is output by the RX-8731.

- (10) CPU transfers ACK signal to RX-8731.
- (11) Repeat (9) and (10) if necessary. Read addresses are automatically incremented.
- (12) CPU transfers ACK signal for "1".
- (13) CPU transfers stop condition [P].



3) Read sequence when address is not specified

Once read mode has been initially set, data can be read immediately. In such cases, the address for each read operation is the previously accessed address + 1.

(1) CPU transfers start condition [S].


(2) CPU transmits the RX-8731's slave address with the R/W bit set to read mode.

(3) Check for ACK signal from RX-8731 (from this point on, the CPU is the receiver and the RX-8731 is the transmitter).


(4) Data is output from the RX-8731 to the address following the end of the previously accessed address.

- (5) CPU transfers ACK signal to RX-8731.
- (6) Repeat (4) and (5) if necessary. Read addresses are automatically incremented in the RX-8731.
- (7) CPU transfers ACK signal for "1".

(8) CPU transfers stop condition [P].



9.10. Backup and Recovery



Item	Symbol	Min.	Тур.	Max.
Power supply drop time	tF	2 μs /V		
Initial power-up time	tr1	1 μs /V		100 ms /V
Initial power-up supply Voltage	Vdd	1.6 V		5.5 V
Clock maintenance power-up time	t R2	1 μs /V		


* It is necessary to give initial resetting to have proper opetation of this product. To give initial resetting, surely input initial voltage from (0V) and adjust to get voltage level more than 1.6V after startup.




9.11. Bus timeout function


When communication to RX-8731 continued more than one second, RX-8731 finishes communication automatically, and SDA becomes Hi-z. Communication is a period of STOP condition from START condition. However, if the communication is stopped in ACK processing of the immediately after writing to Address 00h, Bus timeout function does not work even if it passes more than one second, and RX-8731 continues outputting "L".

* In the case of STOP bit ="1", Bus timeout function does not work.






A return method when halted communication during ACK processing When halt communication during ACK processing, and BUS timeout function does not work, must finish ACK processing. In that case, lower the 9th clock of ACK processing.




*1 Only STOP condition transmits and can stop communication.

10. Reference information

10.1. Reference Data



10.2. Connection with Typical Microcontroller



11. Application notes

1) Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater that 0.1 µF as close as possible to the power supply pins (between VDD and GNDs). Also, avoid placing any device that generates high level of electronic noise near this module. * Do not connect signal lines to the shaded area in the figure shown in Fig. 1 and, if possible, embed this area in a GND land.

(3) Voltage levels of input pins

When the input pins are at the mid-level, this will cause increased current consumption and a reduced noise margin, and can impair the functioning of the device. Therefore, try as much as possible to apply the voltage level close to VDD or GND.

(4) Handling of unused pins

Since the input impedance of the input pins is extremely high, operating the device with these pins in the open circuit state can lead to unstable voltage level and malfunctions due to noise. Therefore, pull-up or pull-down resistors should be provided for all unused input pins.

2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed. See Fig. 2 profile for our evaluation of Soldering heat resistance for reference.

- (2) Packaging equipment
 - This product uses a molded package whose back contains glass.

Therefore, it is possible for shocks during packaging to cause product breakage, depending on the packaging machinery and conditions.

Please be sure to check that the load placed on products during packaging is as low as possible (low speeds during loading onto the substrate, low chuck forces, etc.) before using packaging equipment.

Carry out the same checks when changing packaging conditions.

The presence of foreign objects between this product and the packaging substrate may result in product breakage.

Guard against introduction of foreign objects during packaging.

Also, carry out measures to eliminate static electricity during packaging of and operations with this product. (3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting. (5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.

(6) Stop using the glue

Any glue must never use it after soldering RTC to a circuit board.

This product has glass on the back side of a package.

When glue invasions between circuit board side and glass side, then glass cracks by thermal expansion of glue.


In this case a crystal oscillation stops.

Consider glue abolition or glue do not touch to RTC.

Fig. 1 : Example GND Pattern RX - 8731 LC (VSOJ - 12 pin)



* The shaded part (indicates where a GND pattern should be set without getting too close to a signal line



Application Manual

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTER	214 Devcon Drive, San Jose, CA 95112, U.S.A.
	Phone: (1)800-228-3964
	FAX :(1)408-922-0238
	http://www.eea.epson.com
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A. Phone: (1)847-925-8350
	Fax: (1)847 925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1)800-249-7730 (Toll free) : (1)310-955-5300 (Main) Fax: (1)310-955-5400

EUROPE

EPSON EUROPE ELECTRONICS GmbH

HEADQUARTER	Riesstrasse 15, 80992 Munich, Germany		
	Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110		
	http://www.epson-electronics.de		

ASIA

EPSON (China) CO., LTD.						
HEADQUARTER	7F, Jinbao Building No.89 Jinbao Street Dongcheng District, Beijing, China, 100005					
	Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120 http://www.epson.com.cn/ed/					
Shanghai Branch	High-Tech Building,900 Yishan Road Shanghai 200233,China					
	Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677					
Shenzhen Branch	12/F, Dawning Mansion,#12 Keji South Road, Hi-Tech Park,Shenzhen, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838					
EPSON HONG KONG LTD.						
	Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong					
	Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch)					
	http://www.epson.com.hk					
EPSON TAIWAN TECHNOI	EPSON TAIWAN TECHNOLOGY & TRADING LTD.					
	14F, No.7, Song Ren Road, Taipei 110					
	Phone: (886) 2-8786-6688 Fax: (886)2-8786-6660					
	http://www.epson.com.tw/ElectronicComponent					
EPSON SINGAPORE PTE.	LTD.					
	No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633. Phone: (65)- 6586-5500 Fax: (65) 6271-3182					
	http://www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page					
SEIKO EPSON CORPORATION KOREA Office						
	5F (63Bldg.,Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul, 150-763, Korea Phone: (82) 2-784-6027 Fax: (82) 2-767-3677 http://www.epson-device.co.kr					

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

http://www5.epsondevice.com/en/guartz/index.html