



Real Time Clock Module **RX8130 CE**

SEIKO EPSON CORPORATION

NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the
 applicable export control laws and regulations and follow the procedures required by such laws and
 regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific
 applications that require extremely high reliability, such as the applications stated below, you must
 obtain permission from Seiko Epson in advance.

/ Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.

 All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

ETM50E Revision History

Rev No.	Date	Page	Description
ETM50E-01	26.Jan.2015		Release
ETM50E-02	05.Oct.2015	1	Corrected a the block diagram.
		2	Added an external connection example.
		4	Corrected a condition of interface supply voltage.
		4,8	Corrected a typical value of oscillation start time.
		12	Added an application notes.
		26	Changed a [14.7.2.] description.
		30	Corrected a [14.9.] detect voltage.

Contents

1. Overview1
2. Block Diagram1
3. Terminal description
4. Examples of external connection
5. External Dimensions / Marking Layout
6. Absolute Maximum Ratings4
7. Recommended Operating Conditions4
8. Frequency Characteristics
9. Electrical Characteristics
10. Matters that demand special attention on use9
11. Reference information11
12. Application notes
13. Overview of Functions and Description of Registers 13 13.1. Overview of Functions 13 13.2. Register table 14 13.3. Description of registers 15
14. How to use. 17 14.1. Clock calendar explanation 17 14.2. Fixed-cycle Timer Interrupt Function 18 14.3. Alarm Interrupt Function 22 14.4. Time Update Interrupt Function 24 14.5. Frequency stop detection function 25
14.6. FOUT function [clock output function] 25 14.7. Battery backup switchover function 26 14.8. Reset output function 29 14.9. Detection voltage setting 30 14.10. Digital offset function 30 14.11. Flow-chart 32 14.12. Reading/Writing Data via the I ² C Bus Interface 36

Build-in backup battery charge control function SERIAL-INTERFACE REAL TIME CLOCK MODULE

RX8130 CE

- Built in frequency adjusted 32.768 kHz crystal unit.
- Interface type
- : I²C-Bus interface (400 kHz) : 1.6 V to 5.5 V
- Wide operating voltage range : 1.1 V to 5.5 V
- Wide timekeeper voltage range
- Auto power switching function : Switchover by main power supply monitor.
- Backup battery charge control function : For the rechargeable lithium batteries.
- Low leak current Reset function

- : A leak current from a backup power supply pin. 5nA (Max.)
- : When the power supply is recovered, reset is released.
- The various function include full calendar, alarm, timer, etc.


The I²C-Bus is a trademark of NXP Semiconductors.

1. Overview

This is a real-time clock module of the serial interface system that incorporates a 32.768 kHz crystal oscillator. The real-time clock function incorporates not only a calendar and clock counter for the year, month, day, day of the week, hour, minute, and second, but also a time alarm, interval timer, and time update interruption, among other features. By the backup battery charge control function and the interface power supply input pin, RX8130CE can support various power supply circuitries.


All of these many functions are implemented in a thin, compact ceramic package, which makes it suitable for various kinds of small electronic devices.

2. Block Diagram



3. Terminal description

3.1. Terminal connections



3.2. Pin Functions

Signal name	I/O	Function
SCL	Input	Serial clock input pin.
SDA	Bi-directional	Data input and output pin.
FOUT	Output	Frequency output pin with output control function. (CMOS) Output frequency can be selected as 32.768kHz, 1024Hz, 1Hz.
/ RST	Open-Drain Output	Reset output pin.(N-ch open drain) In case of VDD voltage drop detection, a reset signal is outputted. In case of VDD voltage rise detection, it is released reset signal after 60ms.
/ IRQ	Open-Drain Output	Interrupts output by Alarm and Timer events.(N-ch open drain)
VDD	-	This is a power-supply pin. It can impress the voltage unlike Vio.
Vio	-	This is a interface power supply pin. This is a pin to supply the voltage same as a host.
Vout	_	Internal voltage output pin. Connect smoothing capacitor of 1.0uF
VBAT	-	This is a power supply pin for backup battery. This is a pin to connect a large-capacity capacitor, a secondary battery, a primary battery. In a backup power supply operating range, the voltage is supplied inside by this pin.
GND	-	Connected to a ground.

Note: Connect a bypass capacitor rated at least 0.1µF between power supply pins and GND pin.

Note: Input pins are able to input up to 5.5V regardless of VIO applied voltage.

Note: Open drain pins are able to Pull-up to 5.5V regardless of Vio applied voltage.

4. Examples of external connection

4.1. Examples of power supply connection

±0.1μF

________ 0.1μF

ŚR

EDLC

secondary

batterv

or

± 1.0μF

0.1μĘ

(1) Case of different I/F voltage and charge vlotage VD1.8 VD3

Vio


Vdd


VOUT

VBAT

and charge vlotage VD3 VD3 Vio <u></u> μ Π Vdd VOUŢ 1.0µF Ī VBAT ξR 0.1μF____]+ EDLC Ţ or secondary batterv


(2) Case of same I/F voltage






5. External Dimensions / Marking Layout

5.1. External Dimensions



5.2. Marking Layout



GND = 0 V

6. Absolute Maximum Ratings

Item	Symbol	Condition	Rating	Unit
Supply voltage	Vdd	_	-0.3 ~ +6.5	V
Internal voltage	Vout	_	-0.3 ~ +6.5	V
Backup supply voltage	Vbat	_	-0.3 ~ +6.5	V
Interface supply voltage	Vio	_	-0.3 ~ +6.5	V
Input voltage 1	VIN1	SCL, SDA	-0.3 ~ +6.5	V
Output voltage 1	Vout1	/RST, /IRQ, SDA	-0.3 ~ +6.5	V
Output voltage 2	Vout2	FOUT	-0.3 ~ VIO+0.3	V
Storage temperature	Тѕтс	When stored separately, without packaging	–55 to +125	°C

7. Recommended Operating

		*Unless otherwise	specified,	GND = 0 V ,	Ta = −40 °C	to +85 °C
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating supply voltage	Vdd	Normal operation mode (VDD)	1.25	3.0	5.5	V
Interface supply voltage	Vio	VDD=VDET1 ~ 5.5V The interface halts when VDD becomes less than VDET1.	1.6	3.0	5.5	V
Clock supply voltage	Vclk	Backup operation mode (VBAT)	1.1	3.0	5.5	V
Operating temperature	T_use	No condensation	-40	+25	+85	°C

*Minimum value of Clock supply voltage VCLK is the timekeeping continuation lower limit value that initialized RX8130 in operating supply voltage VDD.

8. Frequency Characteristics

*Unless otherwise specified, GND = 0 V, $Ta = -40 \degree C$ to +85 $\degree C$

		Unless Uther wi		, OND = 0.0	, iu = 10	010100 0
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit
Output frequency	fo			32.768	(Тур.)	kHz
Frequency stability	$\Delta f / f$	Ta = +25 °C VDD = 3.0 V	(*1) 5 ± 23			×10 ⁻⁶
Frequency/voltage characteristics	f / V	Ta = +25 °C VDD = 1.1 V ~ 5.5 V	-2		+2	imes 10 ⁻⁶ / V
Frequency/temperature characteristics	Тор	Ta = -20 °C ~ +70 °C VDD = 3.0 V ; +25 °C reference	-120		+10	×10 ⁻⁶
Oscillation start time	t_Str	Vdd = 2.75 V ~ 5.5 V		0.19	1.0	s
Aging	fa	Ta = +25 °C,VBAT = 3.0 V; first year	-5		+5	× 10 ^{–6} ∕ year

 $^{*1)}$ The monthly error is equal to 60 seconds. (excluding offset)

9. Electrical Characteristics

9.1. DC characteristics

*Unless otherwise specified, GND = 0 V , Ta = –40 $^\circ C$ to +85 $^\circ C$

9.1.1. DC characteristics (1)

*Unless otherwise specified, GND = 0 V , VbAT=VdD = 1.1 V ~ 5.5 V , Vio= 1.6 V ~ 5.5 V ,


9.1.1. DC characterist	103 (1)	Uniess otherwise specified, GND	= 0 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 , 0 ,	UDD = 111 V		°C ~ +85°C
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Current consumption (1)	ldd	SCL=SDA = "H", FOUT=OFF, /IRQ=OFF, VDD=VIO=3.0V, -40 °C ~ +85 °C CHGEN=0b or VBAT≧VDET3		1500	1600	nA
Current consumption (2)	I32k	SCL=SDA = "H", FOUT=32.768kHz, /IRQ=OFF, VDD=VIO=3.0V, -40 °C ~ +85 °C FOUT pin CL=15pF CHGEN=0b or VBAT \geq VDET3		3.5	4.0	uA
Current consumption (3)	Іват	SCL=SDA = "L" , VBAT=3.0V ,VDD=VIO=0.0V, -40 °C ~ +85 °C		300	500	nA
Detector Threshold Voltage1 (rising edge of VDD)	+Vdet11	2.75V setting Reset-releases	2.72	2.80	2.88	V
Detector Threshold Voltage1 (falling edge of VDD)	-Vdet11	2.75V setting、Reset output	2.67	2.75	2.83	V
Detector Threshold Voltage2 (rising edge of VDD)	+Vdet12	2.7V setting Reset-releases	2.67	2.75	2.83	V
Detector Threshold Voltage2 (falling edge of VDD)	-Vdet12	2.7V setting , Reset output	2.62	2.70	2.78	V
Detector Threshold Voltage3 (rising edge of VDD)	+Vdet2	Switching voltage from VBAT to VDD	1.25	1.35	1.45	V
Detector Threshold Voltage3 (falling edge of VDD)	-Vdet2	Switching voltage from VDD to VBAT	1.20	1.30	1.40	V
Detector Threshold Voltage1 (rising edge of VBAT)	+Vdet31	Charge stop voltage (full charge) BFVSEL=00b	2.94	3.02	3.10	V
Detector Threshold Voltage1 (falling edge of VBAT)	-Vdet31	Recharge voltage. BFVSEL=00b	2.89	2.97	3.05	V
Detector Threshold Voltage2 (rising edge of VBAT)	+Vdet30	Charge stop voltage (full charge) BFVSEL=10b	2.84	2.92	3.00	V
Detector Threshold Voltage2 (falling edge of VBAT)	-Vdet30	Recharge voltage. BFVSEL=10b	2.79	2.87	2.95	V
Detector Threshold Voltage3 (rising edge of VBAT)	+Vdet32	Charge stop voltage (full charge) BFVSEL=01b	3.00	3.08	3.16	V
Detector Threshold Voltage3 (falling edge of VBAT)	-Vdet32	Recharge voltage. BFVSEL=01b	2.95	3.03	3.11	V
VBAT end voltage	-Vdet4	Over discharge ditection Register flag VBLF = 1b	2.32	2.40	2.48	V
VDD-VOUT off-leak current	lsw1	Vout=3.0V、Vdd=0.0V			5.0	nA
VBAT-VOUT off-leak current	lsw2	VBAT=3.0V、VOUT=0.0V			5.0	nA

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Vout output voltage 1	Vvout1	VDD=3.0V、IOUT	Γ=1mA		VDD-0.06		V
Vour output voltage 2	Vvout2	VBAT=3.0V、IOU	JT=0.1mA		VBAT-0.02		V
High-level input voltage	VIH1	SCL, SDA		0.8 imes Vio		6.5	V
Low-level input voltage	VIL	SCL, SDA		GND – 0.3		$0.2 \times Vio$	V
High-level output voltage	Vон	FOUT	Іон=-1 mA	V10-0.5		Vio	V
Low-level output voltage	VOL1	FOUT	IoL=1 mA	GND		GND+0.5	V
ouput vonage	Vol2	/RST,/IRQ	VIO=5 V, IOL=1 mA	GND		GND+0.25	V
	Vol3		VIO=3 V, IOL=1 mA	GND		GND+0.4	V
	Vol4	SDA	Vio ≥2 V, IoL=3 mA	GND		GND+0.4	V

9.2. AC characteristics

9.2.1. AC characteristics(1)

	*Ur	less otherwise	specified, GND =	0 V , VIO= 1.6 V	$\sim 5.5~V$, Ta = -4	$10^{\circ}C \sim +85^{\circ}C$
Item	Symbol	Standard-Mode (fsc∟=100kHz)		Fast-Mode (fscL=400kHz)		Unit
	-	Min.	Max.	Min.	Max.	
SCL clock frequency	fscL		100		400	kHz
Start condition setup time	tsu;sta	4.7		0.6		μs
Start condition hold time	tHD;STA	4.0		0.6		μs
Data setup time	tsu;dat	250		100		ns
Data hold time	thd;dat	0		0		ns
Stop condition setup time	tsu;sto	4.0		0.6		μs
Bus idle time between start condition and stop condition	tBUF	4.7		1.3		μs
Time when SCL = "L"	tLOW	4.7		1.3		μs
Time when SCL = "H"	thigh	4.0		0.6		μs
Rise time for SCL and SDA	tr		1.0		0.3	μs
Fall time for SCL and SDA	tf		0.3		0.3	μs
Allowable spike time on bus	tSP		50		50	ns



Caution:When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access should be completed within 0.95 seconds. When access continues 0.95 second or more, the held second carry signal is canceled and a clock is late.


9.2.2. AC characteristics(2)

\times Unless otherwise specified, GND=0 V , VIO=1.6 V ~ 5.5 V , Ta= -40 °C ~ +85 °C							
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
FOUT symmetry	SYM	50% Vio Level	40		60	%	

9.2.3. AC characteristics(3)


Item	symbol	Min	Тур	Max	unit
Reset internal delay time	t DELAY		60		ms
Reset delay time (Initial power ON)	t DELAYF		250 (t_str+tdelay)		ms

Timing chart



* t_str is oscillation startup time.

Item	symbol	Min	Тур	Max	unit
Reset delay time (Recovery from Backup) t_int+t_DELAY	t delayb	60		185	ms




*t_int is an intermittence drive timing of a VDET11/VDET12 detect circuit.Maximum value is 125ms.

10. Matters that demand special attention on use

10.1. Characteristic for the fluctuation of the power supply

*tR1 is restrictions to validate power-on reset. When cannot keep this standard, power-on reset does not work normally. It is necessary to initial setting by the software command.

Repeated ON/OFF of the power supply in short term, the power-on reset becomes unstable. After power-OFF, keep a state of VDD=GND more than 10 seconds to validate power-on reset.



* It depends on register setting before a switching to backup


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply rise time	t _{R1}	From GND to VDD=+VDET11	0.1	-	10	ms / V
access wait time (Initial power on)	tc∟	After arrival to VDD=+VDET11	30	-	-	ms
Backup switchover start wait time	tcD	After the access end	0	-	-	ms
Power supply fall time	tF	From VDD toVDD=-VDET1x	1	-	-	ms / V
Power supply rise time (Recovery from Backup)	tR2	Recovery to the operating voltage	1	-	-	ms / V
Access wait time (Recovery from Backup)	tCU	After arrival to VDD=+VDET1x	125	-	-	ms

10.2. Restrictions on Access Operations During Power-on Initialization and Recovery from Backup

• RTC-register operations are linked to the internal quartz oscillator's clock signal, so normal operation is not possible if there is no internal oscillation (= oscillation is stopped).


Therefore, we recommend that the initial setting to be set during power-on initialization or backup and restore operations (i.e., when the power supply voltage is recovered after oscillation has stopped due to a voltage drop, etc.) should be "first start internal oscillation, then wait for the oscillation stabilization time (see t_strA standard) to elapse".

• Initial power-on



11. Reference information

11.1. Reference Data



12. Application notes

1) Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater that $0.1 \,\mu\text{F}$ as close as possible to the power supply pins. Also, avoid placing any device that generates high level of electronic noise near this module.

(3) Voltage levels of input pins

When the voltage of out of the input voltage specifications range input into an input terminal constantly, a penetration electric current occurs. Thus, current consumption increases very much. This causes Latch-up, and there is the case that, as a result, a built-in IC is destroyed. Please use an input terminal according to input voltage specifications. Furthermore, please input the Vio or GND most recent voltage as much as possible.

(4) Handling of unused pins

Disposal of unused input terminals. When an input terminal is open state, it causes increase of a consumption electric current and the behavior that are instability. Please fix an unused input terminal to the voltage that is near to Vio or GND.

2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed.

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

(3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.

(6) Installation of charged battery.

When a charged backup battery is installed by soldering, battery connection terminal of this device should connect to GND, beforehand.

13. Overview of Functions and Description of Registers

Note:

The initialization of the register is necessary about the unused function.

13.1. Overview of Functions

1) Clock functions

This function is used to set and read out month, day, hour, date, minute, second, and year (last two digits) data. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2099.

At the time of a communication start, the Clock & Calendar data are fixed (hold the carry operation), and it is automatically revised at the time of the communication end.

2) Fixed-cycle Timer Interrupt function

The fixed-cycle timer interrupt function generates an interrupt event periodically at any fixed cycle set between 244.14 μ s and 65535 hours.

When an interrupt event is generated, the /IRQ pin goes to low level ("L") and "1" is set to the TF bit to report that an event has occurred.

3) Long-Timer function

It is able to use fixed cycle timer interrupt function as Long-Timer.

This function selects the operation time with the main power supply or the operation time with the backup power supply and can automatically multiply it.

4) Alarm interrupt function

The alarm interrupt function generates interrupt events for alarm settings such as date, day, hour, and minute settings. When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred.

5) Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock. When an interrupt event is generated, the /IRQ pin goes to low level ("L") and "1" is set to the UF bit to report that an event has occurred.

6) Frequency stop detection function

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop.

7) Clock output function

A clock with the same frequency (32.768 kHz) as the built-in crystal resonator can be output from the /IRQ pin.

8) User RAM

RAM register is read/write accessible for any data.

9) Digital offset function

The clock precision can be set ahead or behind.

13.2. Register table 13.2.1. Register table

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	0	40	20	10	8	4	2	1
11	MIN	0	40	20	10	8	4	2	1
12	HOUR	0	0	20	10	8	4	2	1
13	WEEK	0	6	5	4	3	2	1	0
14	DAY	0	0	20	10	8	4	2	1
15	MONTH	0	0	0	10	8	4	2	1
16	YEAR	80	40	20	10	8	4	2	1
17	MIN Alarm	AE	40	20	10	8	4	2	1
18	HOUR Alarm	AE	•	20	10	8	4	2	1
19	WEEK Alarm	AE	6	5	4	3	2	1	0
19	DAY Alarm		•	20	10	8	4	2	1
1A	Timer Counter 0	128	64	32	16	8	4	2	1
1B	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL
1D	Flag Register	VBLF	0	UF	TF	AF	RSF	VLF	VBF
1E	Control Register0	<u>TEST</u>	STOP	UIE	TIE	AIE	TSTP	TBKON	TBK
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	o	RS VSEL	BF VSEL1	BF VSEL

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
20 23	RAM			32	User R 2 bit (4 w		it)		-

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
30	Digital offset	DTE	L7	L6	L5	L4	L3	L2	L1

During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to initialize all registers before using them.
 When doing this, be careful to avoid setting incorrect data as the date or time, as timed operations cannot be guaranteed if incorrect date or time data has been set.

*2. The <u>TEST</u>, bit are Epson test bits.

* Be sure to write "0" by initializing before using the clock module. Afterward, be sure to set "0" when writing
*3. The 'o ' mark indicates a write-prohibited bit, which returns a "0" when read.

*4. The '•' mark indicates a read/write-accessible RAM bit for any data.

*5. User Register is a free register.

*6. Must not do Write / Read other than the address of mention on a register table.

13.2.2. Register initial value , and Read/Write operation table

- [O: Write impossible, Read value "0" Fix
- 【 X: Undefined (Initialization by register writing is needed)】
- [0: Reset state

【 1: S	et state]						
Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	0	х	Х	Х	Х	х	Х	Х
11	MIN	0	х	х	х	Х	х	х	х
12	HOUR	0	0	Х	Х	Х	х	Х	Х
13	WEEK	0	Х	Х	Х	Х	Х	х	Х
14	DAY	0	0	х	х	х	х	х	х
15	MONTH	0	0	0	х	Х	Х	х	х
16	YEAR	Х	х	х	х	х	х	х	Х
17	MIN Alarm	Х	Х	Х	Х	Х	Х	х	Х
18	HOUR Alarm	Х	х	Х	Х	Х	х	х	Х
10	WEEK Alarm		х	х	Х	х	х	х	Х
19	DAY Alarm	Х	х	Х	Х	Х	х	х	Х
1A	Timer Counter 0	Х	х	х	Х	Х	х	х	х
1B	Timer Counter 1	Х	х	х	Х	Х	х	х	х
1C	Extension Register	0	0	0	0	0	1	0	0
1D	Flag Register	0	0	0	0	0	1	1	0
1E	Control Register0	0	0	0	0	0	0	0	0
1F	Control Register1	0	0	0	0	0	0	0	0
		-	-		-			-	-
Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
20-23	RAM	Х	Х	Х	Х	Х	Х	Х	Х
		-		•	•		-		•
Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

1

]

13.3. Description of registers

30

- 13.3.1. Clock and calender counter (10[h]~16[h])
 - This is counter registers from a second to year.

Digital offset

- * Please refer to [14.1 Clock calendar explanation] for the details.
- 13.3.2. RAM registers ($20[h] \sim 23[h]$)

This RAM register is read/write accessible for any data in the range from 00 h to FF h.

0

0

0

0

0

0

0

0

13.3.3. Alarm registers (17[h] ~ 19[h])

The alarm interrupt function is used, along with the AE, AF, and WADA bits, to set alarms for specified date, day, hour, and minute values.

* Please refer to [14.3. Alarm Interrupt Function] for the details.

13.3.4. Timer setting and Timer counter register (1A[h] ~ 1E[h])

This register is used to set the default (preset) value for the counter.

To use the fixed-cycle timer interrupt function, TE, TF, TIE, TSEL2, TSEL1, TSEL0, TBKON, TBKE bits are set and used. When the fixed-cycle timer interrupt function is not being used, the fixed-cycle timer control register can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits. * Please refer to [14.2. Fixed-cycle Timer Interrupt Function] for the details.

13.3.5. Function-related register 1 $(1C[h] \sim 1E[h])$

1) FSEL1, FSEL0 bit

A combination of the FSEL1 and FSEL0 bits is used to select the frequency to be output. The choice is possible by a combination of FSEL-bits and CE/FOE-pin, select the frequency of clock output or inhibit the clock output. * Please refer to [14.6. FOUT Function] for the details.

2) USEL, UF, UIE bit

This bit is used to specify either "second update" or "minute update" as the update generation timing of the time update interrupt function.

* Please refer to [14.4. Update interrupt function] for the details.

3) TE, TF, TIE, TSEL2, TSEL1, TSEL0, TSTP, TBKON, TBKE bit

These bits are used to control operation of the fixed-cycle timer interrupt function.

4) WADA, AF, AIE bit

These bits are used to control operation of the alarm interrupt function.

5) <u>TEST</u>bit

Those bits are the manufacturer's test bit. Always leave this bit value as "0" except when testing.

- 6) VLF bit
 - This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop.
 - * Please refer to [14.5. Frequency stop detection function] for the details.

7) STOP bit

- This bit is to stop a timekeeping operation. In the case of "STOP bit = 1", working is as follows a function .
 - * 1) All the update of timekeeping and the calendar operation stops.
 - With it, an update interrupt event does not occur at an alarm interrupt and the time.
 - * 2) The part of the fixed-cycle timer interrupt function stops. A count stops the source clock setting of the timer in case of "64Hz, 1Hz, 1min, 1h".
 - * 3) Note 3: The effect of STOP bit to FOUT functions.

When STOP = "1", 32768Hz and 1024Hz output is possible. But 1Hz output is disabled.

* 4) Switchover function cannot work in order that the VDD voltage drop detection stops even if a main power supply falls.

8) RSF bit

This flag bit holds the result of detecting the reset voltage.

13.3.6. Function-related register 2 (1F[h])

1) SAMSEL1, SAMPSEL0 bit

Setting of intermittence operation time of a voltage detector circuit of each power supply pin. * Please refer to [14.7. Battery Backup switchover function] for the details.

2) CHGEN bit

Setting of backup battery charge control (ON/OFF).

3) INIEN bit

Setting of a power switchover function (ON/OFF).

4) RSVSEL bit

Setting of voltage detection level of a VDD pin.

5) BFVSEL1,BFVSEL0 bit

Setting of the full charge detection voltage of a backup battery.

13.3.7. Digital offset register (30[h])

1) DTE bit

- Setting of a Digital offset function (ON/OFF).
- * Please refer to [14.10. Digital offset function] for the details.

2) L7 ~ L1 bit

Setting of a Digital offset value.

14. How to use

14.1. Clock calendar explanation

At the time of a communication start, the Clock & Calendar data are fixed (hold the carry operation), and it is automatically revised at the time of the communication end. Therefore it recommends that the access to a clock calendar has continuous access by the auto increment function.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
10	SEC	0	1	0	0	0	1	0	1
11	MIN	0	0	1	1	1	0	0	1
12	HOUR	0	0	0	1	0	1	1	1
13	WEEK	0	0	0	0	0	0	0	1
14	DAY	0	0	1	0	1	0	0	1
15	MONTH	0	0	0	0	0	0	1	0
16	YEAR	1	0	0	0	1	0	0	0

Setting example:	C	00 Esk 00	47.00.45	11		
Semino example.	SUD	79-Feb-88	17.39.45	uean	vean	

* Note with caution that writing non-existent time data may interfere with normal operation of the clock counter.

14.1.1. Clock counter

1) [SEC] [MIN] register

These registers are 60-base BCD counters. These registers are incremented at the timing when carry is generated from a lower register. At the timing when the lower register changes from 59 to 00, carry is generated to the higher register and thus incremented.

When writing is performed to [SEC] register, Internal-count-down-chain less than one second (512Hz - 1 Hz) is cleared to 0.

2) [HOUR] register

This register is a 24-base BCD counter (24 hour format). These registers are incremented at the timing when carry is generated from a lower register.

14.1.2. Week counter

The day (of the week) is indicated by 7 bits, bit 0 to bit 6.

The day data values are counted as: Day 01h \rightarrow Day 02h \rightarrow Day 04h \rightarrow Day 08h \rightarrow Day 10h \rightarrow Day 20h \rightarrow Day 40h \rightarrow Day 01h \rightarrow Day 02h, etc.

It is incremented when carry is generated from the HOUR register. This register does not generate carry to a higher register. Since this register is not connected with the YEAR, MONTH and DAY registers, it needs to be set again with the matching day of the week if any of the YEAR, MONTH or DAY registers have been changed.

Day	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Data [h]
Sunday	0	0	0	0	0	0	0	1	01 h
Monday	0	0	0	0	0	0	1	0	02 h
Tuesday	0	0	0	0	0	1	0	0	04 h
Wednesday	0	0	0	0	1	0	0	0	08 h
Thursday	0	0	0	1	0	0	0	0	10 h
Friday	0	0	1	0	0	0	0	0	20 h
Saturday	0	1	0	0	0	0	0	0	40 h

The setting example of the week register value.

* Do not set "1" to more than one day at the same time.

14.1.3. Calendar counter

1) [DAY], [MONTH] resister

The DAY register is a variable (between 28-base and 31-base) BCD counter that is influenced by the month and the leap year. The MONTH register is 12-base BCD counter. when carry is generated from a lower register.

		Jan.	Feb.	Mar	Apr.	May	June	July	Aug.	Sep.	Oct.	Nov.	Dec.
Days	Normal year Leap year	31	28 29	31	30	31	30	31	31	30	31	30	31

2) [YEAR] register

This register is a BCD counter for years 00 to 99.

The leap year is automatically determined, which reflects in the DAY register.

14.2. Fixed-cycle Timer Interrupt Function

The fixed-cycle timer interrupt function generates an interrupt event periodically at any fixed cycle set between 244.14 μ s and 65535 hours. This function can stop at one time and is available as a accumulative timer. After the interrupt occurs, the /IRQ status is automatically cleared .

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1A	Timer Counter 0	128	64	32	16	8	4	2	1
1B	Timer Counter 1	32768	16384	8192	4096	2048	1024	512	256
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	0	UF	TF	AF	RSF	VLF	VBFF
1E	Control Register0	<u>TEST</u>	STOP	UIE	TIE	AIE	TSTP	TBKON	TBKE

14.2.2. Related registers for function of fixed-cycle timer interrupt function

* Before entering operation settings, we recommend first clearing the TE bit to "0" .

* When the fixed-cycle timer function is not being used, the fixed-cycle Timer Counter0,1 register can be used as a RAM register. In such cases, stop the fixed-cycle timer function by writing "0" to the TE and TIE bits.

1) Down counter for fixed-cycle timer (Timer Counter 1, 0)

This register is used to set the default (preset) value for the counter. Any count value from 1 (0001 h) to 65535 (FFFFh) can be set.

Be sure to write "0" to the TE bit before writing the preset value.

* When TE=0, read out data of timer counter is default(Preset) value.And when TE=1, read out data of timer counter is just counting value.But, when access to timer counter data, counting value is not held. Therefore, for example, perform twice read access to obtain right data, and a way to adopt the case that two data accorded is necessary.

2) TSEL2, TSEL1, TESL0 bit

The combination of these three bits is used to set the countdown period (source clock) for this function.


TSEL2 (bit 2)	TSEL1 (bit 1)	TSEL0 (bit 0)		Auto reset time tRTN	
0	0	0	4096 Hz	/Once per 244.14 μs	122 μs
0	0	1	64 Hz	/Once per 15.625 ms	7.813 ms
0	1	0	1 Hz	/Once per second	7.813 ms
0	1	1	1/60 Hz	/Once per minute	7.813 ms
1	0	0	1/3600 Hz	/Once per hour	7.813 ms

*1) The /IRQ pin's auto reset time (tRTN) varies as shown above according to the source clock setting.

*2) The first countdown shortens than a source clock. When selected 4,096Hz / 64HZ / 1Hz as a source clock, one period of error occurs at the maximum. When selected1/60Hz / 1/3600Hz as a source clock, 1Hz of error occurs at the maximum.

The example of the e	rror of the firs	t countdown: A valu	e to preset is 0004h	1	
TE	_				
Internal source clock	Cycle error	Cesignated cycle			
Down counter	4	3	2	1	4
TF					TF Flag "0" \Rightarrow "1"

Inside counter block diagram



* Cannot read the count value that is lower than a selected source clock.

3) TE bit (Timer Enable)

When TE bit is "0", the default (preset) can be checked by reading this register.

TE	Data	Description							
	0	Stops fixed-cycle timer interrupt function. * Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-z).							
Write		Starts fixed-cycle timer interrupt function.							
	1	* The countdown that starts when the TE bit value changes from "0" to "1" always begins from the preset value.							

4) TF bit (Timer Flag)

This is a flag bit that retains the result when a fixed-cycle timer interrupt event is detected.

TF	Data	Description							
Write	0	The TF bit is cleared to zero to prepare for the next status detection * Clearing this bit to zero does not enable the /IRQ low output status to be cleared (to Hi-z).							
	1	This bit is invalid after a "1" has been written to it.							
	0	-							
Read	1	Fixed-cycle timer interrupt events are detected. (Result is retained until this bit is cleared to zero.)							

5) TIE bit (Timer Interrupt Enable)

This bit is used to control output of interrupt signals from the /IRQ pin when a fixed-cycle timer interrupt event has occurred.

TIE	Data	Description							
Write	0	 When a fixed-cycle timer interrupt event occurs, an interrupt signal is not generated. When a fixed-cycle timer interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-z). 							
		When a fixed-cycle timer interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-z to low).							

6) TBKON, TBKE bit

This function selects the operation time with the main power supply or the operation time with the backup power supply. The count value is added.

operation	TBKE	TBKON	Description
	0	Х	This setting counts normal mode and backup mode.
Write	4	0	This setting counts it at time of normal mode(VDD operation)
	I	1	This setting counts it at time of backup mode (VBAT operation)

7) TSTP bit (Timer Stop) This bit is used to stop fixed-cycle timer count down.

operation	STOP	TBKE	TSTP	Description					
		0	0	Writing a "0" to this bit cancels stop status (restarts timer count down). *The reopening value of the countdown is a stopping value					
Write	0		1	Count stops.					
		1	х	Setting of TSTP value becomes invalid, and the count does not stop even if set it in TSTP="1".					
	1	х	Х	The count stops at the time of the setting of 64Hz, 1Hz,1/60Hz,1/3600Hz.					

14.2.3. Fixed-cycle timer start timing

Counting down of the fixed-cycle timer value starts at the rising edge of the SCL (ACK output) signal that occurs when the TE value is changed from "0" to "1".


SCL	
SDA(Master)	TE WADA TSEL2 TSEL1 TSEL0
SDA (Slave)	АСК
Internal timer	
/ IRQ pin	Count down

14.2.4. Fixed-cycle timer interrupt interval (example)

The combination of the source clock settings and fixed-cycle timer countdown setting sets interrupt interval, as shown in the following examples.

T 0 1	Source clock									
Timer Counter setting 1 ~ 65535	4096 Hz TSEL2 = 0 TSEL1, 0 = 0, 0	64 Hz TSEL2 = 0 TSEL1, 0 = 0, 1	1 Hz TSEL2 = 0 TSEL1, 0 = 1, 0	1 / 60 Hz TSEL2 = 0 TSEL1, 0 = 1, 1	1 / 3600 Hz TSEL2 = 1 TSEL1, 0 = 0, 0					
0	_	_	-	_	-					
1	244.14 μs	15.625 ms	1 s	1 min	1 h					
:	•	•	:	•	•					
410	100.10 ms	6.406 s	410 s	410 min	410 h					
•	•	•	•	•	•					
3840	0.9375 s	60.000 s	3840 s	3840 min	3840 h					
:	:	•	•	•	•					
4096	1.0000 s	64.000 s	4096 s	4096 min	4096 h					
:	•	:	•	•	•					
65535	15.9998 s	1023.984 s	65535 s	65535 min	65535 h					

14.2.5. Diagram of fixed-cycle timer interrupt function



* After the interrupt event that occurs when the count value changes from 0001h to 0000h, the counter automatically reloads the preset value and again starts to count down. (Repeated operation)

* The count down that starts when the TE bit value changes from "0" to "1" always begins from the preset value.

14.3. Alarm Interrupt Function

The alarm interrupt function generates interrupt events for alarm settings such as date, day, hour, and minute settings.

When an interrupt event occurs, the AF bit value is set to "1" and the /IRQ pin goes to low level to indicate that an event has occurred. AF bit and /IRQ output change after 1.46ms from alarm agreement at the maximum.

* /IRQ="L" output when occurs alarm interruption event is not cancelled automatically unless giving

intentional cancellation and /IRQ="L" is maintained.

	Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
ſ	17	MIN Alarm		40	20	10	8	4	2	1
ſ	18	HOUR Alarm	AE	•	20	10	8	4	2	1
ſ	19	WEEK Alarm	AE	6	5	4	3	2	1	0
	19	DAY Alarm	AE	٠	20	10	8	4	2	1
	1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0
ſ	1D	Flag Register	VBLF	0	UF	TF	AF	RSF	VLF	VBFF
I	1E	Control Register0	<u>TEST</u>	STOP	UIE	TIE	AIE	TSTP	TBKON	TBKE

14.3.1. Related registers for Alarm interrupt functions.

* Before entering settings for operations, we recommend writing a "0" to the AIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

- * When the STOP bit value is "1" alarm interrupt events do not occur.
- * When the alarm interrupt function is not being used, the Alarm registers can be used as a RAM register. In such cases, be sure to write "0" to the AIE bit.
- * Even if use alarm register as RAM register, inside of RTC is processed as alarm setting, therefore it is able to prevent unintentional alarm occurrence (/IRQ="L" occurrence) due to unexpected agreement with writing data and timer condition by means of setting to AIE="0".

1) Alarm registers

In the WEEK alarm /Day alarm register, the setting selected via the WADA bit determines whether WEEK alarm data or DAY alarm data will be set. If WEEK has been selected via the WADA bit, multiple days can be set (such as Monday, Wednesday, Friday, Saturday).

*1) The register that "1" was set to "AE" bit, doesn't compare alarm.

(Example) Write 80h (AE = "1") to the WEEK Alarm /DAY Alarm register:

Only the hour and minute settings are used as alarm comparison targets. The week and date settings are not used as alarm comparison targets.

- As a result, alarm occurs if only an hour and minute accords with alarm data.
- *2) If all three AE bit values are "1" the week/date settings are ignored and an alarm interrupt event will occur once per minute.
- *3) Even if the current date/time is used as the setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).

2) WADA bit (Week Alarm / Day Alarm Select)

The alarm interrupt function uses either "Day" or "Week" as its target. The WADA bit is used to specify either WEEK or DAY as the target for alarm interrupt events.

WADA	Data	Description							
\\/rite	0	Sets WEEK as target of alarm function							
Write	1	Sets DAY as target of alarm function							

3) AF bit (Alarm Flag)

When this flag bit value is already set to "0", occurrence of an alarm interrupt event changes it to "1". When this flag bit value is "1", its value is retained until a "0" is written to it.

AF	Data	Description
Write	0	Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-z) when an alarm interrupt event has occurred.
	1	This bit is invalid after a "1" has been written to it.
	0	-
Read	1	Alarm interrupt events are detected. (Result is retained until this bit is cleared to zero.)

⁴⁾ AIE bit (Alarm Interrupt Enable)



This bit is used to control output of interrupt signals from the /IRQ pin when an Alarm interrupt event has occurred.

AIE	Data	Description
Write	0	 When an alarm interrupt event occurs, an interrupt signal is not generated or is canceled (/IRQ status remains Hi-z). When an alarm interrupt event occurs, the interrupt signal is canceled (/IRQ status changes from low to Hi-z).
	1	When an alarm interrupt event occurs, an interrupt signal is generated (/IRQ status changes from Hi-z to low).

*The AIE bit is only output control of the /IRQ terminal. It is necessary to clear an AF flag to cancel alarm.

14.3.2. Examples of alarm settings

1) Example of alarm settings when "Week" has been specified (and WADA bit = "0")

	Week Alarm									
Week is specified WADA bit = "0"		6	5	4	3	2	1	bit 0	HOUR Alarm	MIN Alarm
	AE	S	F	Т	W	Т	М	S		
Monday through Friday, at 7:00 AM * Minute value is ignored	0	0	1	1	1	1	1	0	07 h	AE bit = 1
Every Saturday and Sunday, for 30 minutes each hour * Hour value is ignored	0	1	0	0	0	0	0	1	AE bit = 1	30 h
Evenue deviet 6:50 AM	0	1	1	1	1	1	1	1	18 h	59 h
Every day, at 6:59 AM	1		Х						10 11	29 11


X: Don't care

2) Example of alarm settings when "Day" has been specified (and WADA bit = "1")

			C	ay A	Alarr	n				
Day is specified	bit		bit 5			bit 2		bit	HOUR Alarm	IN Alarm
WADA bit = "1"	, AE							01	Alaim	Alam
First of each month, at 7:00 AM * Minute value is ignored	0	0	0	0	0	0	0	1	07 h	AE bit = 1
15 th of each month, for 30 minutes each hour * Hour value is ignored	0	0	0	1	0	1	0	1	AE bit = 1	30 h
Every day, at 6:59 PM	1	Х	х	Х	Х	Х	х	x	18 h	59 h

X: Don't care

14.3.3. Diagram of alarm interrupt function



14.4. Time Update Interrupt Function

The time update interrupt function generates interrupt events at one-second or one-minute intervals, according to the timing of the internal clock. This /IRQ status is automatically cleared (/IRQ status changes from low level to Hi-z 7.57ms after the interrupt occurs).

When occurred update of the time during access, output interrupt after the access end. In this case automatic release time become 15.63ms Max..

14.4.1. Related registers for time update interrupt functions.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0
1D	Flag Register	VBLF	0	UF	TF	AF	RSF	VLF	VBFF
1E	Control Register0	<u>TEST</u>	STOP	UIE	TIE	AIE	TSTP	TBKON	TBKE

* Before entering settings for operations, we recommend writing a "0" to the UIE bit to prevent hardware interrupts from occurring inadvertently while entering settings.

* When the STOP bit value is "1" time update interrupt events do not occur.

* Although the time update interrupt function cannot be fully stopped, if "0" is written to the UIE bit, the time update interrupt function can be prevented from changing the /IRQ pin status to low.

1) USEL bit (Update Interrupt Select)

This bit is used to select "second" update or "minute" update as the timing for generation of time update interrupt events.

USEL	Data	Description				
Write	0	Selects "second update" (once per second) as the timing for generation of interrupt events				
white	1	Selects "minute update" (once per minute) as the timing for generation of interrupt events				

2) UF bit (Update Flag)

This flag bit value changes from "0" to "1" when a time update interrupt event occurs.


The hag be tale		
UF	Data	Description
Write	0	Clearing this bit to zero enables /IRQ low output to be canceled (/IRQ remains Hi-z) when an time update interrupt event has occurred.
	1	This bit is invalid after a "1" has been written to it.
	0	-
Read	1	Time update interrupt events are detected. (The result is retained until this bit is cleared to zero.)

3) UIE bit (Update Interrupt Enable)

This bit selects whether to generate an interrupt signal or to not generate it.

UIE	Data	Description
Write / Read	0	 Does not generate an interrupt signal. (/IRQ remains Hi-z) Cancels interrupt signal triggered by time update interrupt event (/IRQ changes from low to Hi-z).
	1	When an Update interrupt event occurs, an interrupt signal is generated .

14.4.2. Time update interrupt function diagram



14.5. Frequency stop detection function

This flag bit indicates the retained status of clock operations or internal data. Its value changes from "0" to "1" when data loss occurs, such as due to a supply voltage drop. Once this flag bit's value is "1", its value is retained until a "0" is written to it.

During the initial power-on (from 0 V) and if the value of the VLF bit is "1" when the VLF bit is read, be sure to initialize all registers before using them.

14.5.1. Related registers for Frequency stop detection function and Voltage low detection function.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	0	UF	TF	AF	RSF	VLF	VBFF

1) VLF bit

VLF	Data	Description
Write	0	The VLF is cleared to 0, and waiting for next low voltage detection.
vvnie	1	It is impossible to write in 1 to VLF.
	0	RTC register data are valid.
Read	1	RTC register data are invalid. Should be initialized of all register data. VLF is maintained till it is cleared by zero.

14.6. FOUT function [clock output function]

The clock signal can be output via the FOUT pin. Output is stopped upon detection of the voltage drop (-VDET1). When stopped theFOUT pin output, the pin becomes the Hi-z.

14.6.1. FOUT control register.

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1C	Extension Register	FSEL1	FSEL0	USEL	TE	WADA	TSEL2	TSEL1	TSEL0

14.6.2. FOUT function table.

2) FSEL1, FSEL0 bit

FSEL1	FSEL0	output
0	0	32768 Hz Output
0	1	1024 Hz Output
1	0	1 Hz Output
1	1	OFF

X: don't care

* At the time of the initial power-on, "0" is set to FSEL1, FSEL0.

Note: The effect of STOP bit to FOUT functions.

When STOP = "1", 32768Hz and 1024Hz output is possible. But 1Hz output is disabled.

14.7. Battery backup switchover function

14.7.1. Description of Battery backup switchover function

It consists of the power-source detector "VDET1" which detect the power down of the main power source "VDD", and built-in three MOS switches located between the main power-source pin "VDD" and the backup power supply pin "VBAT".

In switching three MOS switchs according to the supply-voltage detection result of VDET1, when an drive power source changes from VDD to VBAT (it shifts to a backup operation from a normal operation), it becomes possible to prevent a reverse-current (VBAT->VDD) of an electric current.

14.7.2. Related register of Battery backup switchover function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	o	UF	TF	AF	RSF	VLF	VBFF
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	o	RS VSEL	BF VSEL1	BF VSEL0

1) CHGEN bit

Charge ON/OFF control of backup battery.

CHGEN	Data	Description
Write / Read 0 MOS-Switches are OFF (defalt setting). Don't charge backup battery		
	1	MOS-Switches are automatically controlled.

Once after it is set to 1 to INIEN bit, even if CHGEN bit is 0 setting, it automatically performs switchover function.

2) INIEN bit

Control of MOS-Switch starts by setting "1" to this bit. And control of CHGEN is enabled. By the setting of INIEN bit, it can control the ON / OFF of the I / F in the case of lower than -VDET1 voltage. In order to enable control of the I / F, once it is necessary to set the INIEN bit to "1".


INIEN	Data	Description
	0	Control of CHGEN does not become invalid when set "1" once.
Write / Read	1	Control of CHGEN is possible. I / F is stopped upon detection of the voltage drop. Floating of a pin is permitted. Recommended setting.

3) State of MOS-Switch

A list of states

State	SW2	SW1	Description
The case which connects battery to VBAT earlier than VDD.	OFF	OFF	The operation does not start until it supplies a power supply to VDD.
At the time of initial power-ON to VDD.	OFF	ON	The charge to VBAT does not start until I set a register.
A case to connect a primary cell.	OFF	ON	VDD operation
.INIEN bit = 1, CHGEN =0	ON	OFF	VDD=OFF
	ON	ON	VDD operation and during battery charging.
A case to connect a capacitor or a secondary battery. INIEN bit = 1, CHGEN =1	OFF	ON	VDD operation and battery is charged fully. (Full charge detection is ON)
	ON	OFF	VDD=OFF (Backup)
Connect a secondary battery,	ON	ON	VDD operation and battery is always charged.
and the full charge detection is OFF. INIEN bit = 1, CHGEN =1	ON	OFF	VDD=OFF (Backup)

Block diagram of a power supply switchover circuit



3) SMPTSEL1, SMPTSEL0 bit

Setting of intermittence operation time of a voltage detector circuit of each power supply pin. It repeat the intermittence operation that a voltage detector circuit detects it for a period set in these bits.

In the case of the voltage detection, SW does OFF in sync with a detection period. Therefore when a main power supply was stopped, it can prevent the false detection caused by the electric discharge from a VBAT pin. Power switch voltage monitor (VDET2) at the time of VDD drive is always drive. Therefore I detect a drop of the VDD voltage without being concerned with intermittence operation setting

Intermittence operation period:

Powe	supply operation mode	VDD operation	VDD operation	VBAT operation	
		(Backup battery is		(Backup mode)	
	SMPTSEL1,0	charging)	charge)		
Active period	00b (default)	2ms	2ms	2ms	
of	01b	16ms	16ms	16ms	
intermittence	10b	128ms	128ms	16ms	
operation. *	11b	256ms	256ms	16ms	
Intermittence	operation period	Once/1.0s	Once /1.0s	Once /125ms	

 * A power supply detection circuit is an ON state, and SW between power supply pins

is a period of an OFF state.(Except a VDET2 detect circuit.)

* A time value of a list is reference value.

* The same setting is reflected about the charge detection and the overdischarge detection.

3) BFVSEL1, BFVSEL0 bit

Setting of the full charge detection voltage of a backup battery.

BFVSEL1	BFVSEL0	Description
0	0	3.02 V (default)
0	1	3.08 V
1	0	2.92 V
1 1		OFF (Don't stop charge)

4) VBFF bit


VBFF	Data	Description					
Deed	0	-					
Read	1	Detection of full charge					


This flag shows a charge state.


5) VBLF bit

VBLF	Data	Description
Write	0	Cleared to zero to prepare for the next status detection.
WIIte	1	This bit is invalid after a "1" has been written to it.
	0	-
Read	1	Detection of a voltage drop

14.7.3. Power supply control outline







14.8. Reset output function

When the VDD voltage became more than the detection voltage, output a reset release signal from a /RST pin. When INIEN bit is "1", I / F is stopped upon detection of the voltage drop.

^{14.8.1.} Related register of reset output function

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1D	Flag Register	VBLF	o	UF	TF	AF	RSF	VLF	VBFF
1F	Control Register1	SMP TSEL1	SMP TSEL0	CHG EN	INIEN	0	RS VSEL	BF VSEL1	BF VSEL0

1) RSVSEL-bit

Setting of voltage detection level of a VDD pin.

RSVSEL	SVSEL Data Description						
	0	-VDET11 (2.75V) (default)					
Write / Read	1	-Vdet12 (2.7V)					

2) RSF-bit

This bit holds the result of detecting the reset voltage.

RSF	Data	Description
	0	The RSF is cleared to 0, and waiting for next low voltage detection.
Write	1	It is impossible to write in 1 to RSF.
Deed	0	-
Read	1	Detection of a voltage drop.

14.9. Detection voltage setting

A list of detection voltage

	Item	Symbol	Detect voltage(Typ)	setting
Vdet1	Posot /Posot roloaso voltago	+VDET11 / -VDET11	2.8V / 2.75V	RSVSEL "0" (default)
	Reset /Reset-release voltage	+VDET12 / -VDET12	2.7V / 2.65V	RSVSEL "1"
VDET2	Backup switchover/recover voltage	+VDET2 / -VDET2	1.35V / 1.30V	
		+VDET31 / -VDET31	3.02V / 2.97V	BFVSEL "00b" (default)
Vdet3	Full charge detection voltage	+VDET30 / -VDET30	2.92V / 2.87V	BFVSEL "01b"
		+VDET32 / -VDET32	3.08V / 3.03V	BFVSEL "10b"
Vdet4	Voltage drop detection voltage	-Vdet4	2.4V	

14.10. Digital offset function

The clock precision can be set ahead or behind. The minimum resolution is 3.05×10^{-6} and it can adjust it in the range of $+192.3 \times 10^{-6}$ from -195.3×10^{-6} .

14.10.1.Digital offset register

Address [h]	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
0	Digital offset	DTE	L7	L6	L5	L4	L3	L2	L1		

• When DTE="1", the digital offset function is enabled.

When digital offset is enabled, the digital offset register digitally offsets the timekeeper according to the values set for the digital offset register by changing one second of the clock count every 10 seconds. The FOUT of 32.768kHz output does not change because the oscillation frequency of a built-in crystal does not change.

• When disabled digital offset, set to DTE = "0". A value of setting of L7 L1 is arbitrary.

• The relationship of the L7~L1 bit and the digital offset value

When the L7 bit = "0", it is a positive offset, when the L7 bit = "1", it is a negative offset.

	Digital offset bits											
L7	L6	L5	L4	L3	L2	L1	(× 10 ⁻⁶)					
0	1	1	1	1	1	1	+192.26					
0	1	1	1	1	1	0	+189.21					
	•											
			•				•					
0	0	0	0	0	1	0	+6.10					
0	0	0	0	0	0	1	+3.05					
0	0	0	0	0	0	0	±0.00					
1	1	1	1	1	1	1	-3.05					
1	1	1	1	1	1	0	-6.10					
			•				•					
			•				•					
1	0	0	0	0	0	1	-192.26					
1	0	0	0	0	0	0	-195.31					

The offset value is shift value for internal real crystal frequency.

• How to calculate the offset value

1) When the offset value is positive:

L [7 ~ 1] =[Offset Value]/ 3.05 However, decimals are discarded.

Example calculation: When the offset value is +192 \times 10 6 L[7 \sim 1] = 192.26 / 3.05 = 63 (dec)

= 0111111(bin) is set.

2) When the offset value is negative:

 $L[7 \sim 1] = 128 - [Offset Value] / 3.05$ However, decimals are discarded.

Example calculation: When the offset value is -158×10^{-6} L[7 ~ 1] = 128 - (158 / 3.05) = 76(dec)

= 1001100(bin) is set.

3) When calculate from accuracy of a clock

When adjust 30 seconds in 30 days: Example calculation: $30\text{min.} / 2592000\text{s} (30\text{days}) = 11.57 \times 10^{-6}$ Positive offset $L[7 \sim 1] = 11.57 / 3.05 = 4 \text{ (dec)}$ However, decimals are discarded. = 0000100(bin) is set.Negative offset $L[7 \sim 1] = 128 - (11.57 / 3.05) = 124 \text{ (dec)}$ However, decimals are discarded. = 1111100(bin) is set.

14.10.2. About effect to the other function when used a digital offset function

Because this function adjusts an internal clock, this function affects a Fixed-cycle timer interrupt function and a FOUT function.

- 1) FOUT funtion
 - 1Hz setting: Once in 10 seconds, a 1Hz period fluctuates.
 - 1024Hz setting: Once in 10 seconds, a 1024Hz period fluctuates.
 - *There is a case that does not change depending on a set content.
 - 32.768kHz is not affected.

2) Fixed-cycle timer interrupt function

64Hz or 1Hz source clock setting:

Once in 10 seconds, a period fluctuates.

When the setting of the down counter is large, the influence looks small relative.


• 4kHz source clock is not affected.

14.11. Flow-chart


The following flow-chart is one instance.

Mention for easy understanding takes precedence over others; therefore there are some inefficient cases for the actual processing. If you wish to take more efficient process, perform some processes at the same time or try to confirm and adjust some part where is no hindered from transposing of operation procedure. (Unnecessary processing may be included in mentioned items according to conditions to use. To get movement according to your expectation, please surely adjust according to conditions to use (use environment).

1) Processing example at the time of power-on



2) Example of Initialize




STOP \leftarrow "0"


Next process

- minute: second] which is necessary to set (or reset). In case of initialization, please initialize all data.
- Cancel STOP bit to "0" and start (restart) timer movement. Timer is started when set STOP bit to "0".
- * It is able to set time even if not combined use of STOP bit. Please note that [clock is started at the time of writing [second]] in case STOP bit is not used.


4) The reading of a clock and calendar



5) The setting example of the fixed-cycle timer interrupt function



6) The setting example of the Alarm interrupt function



14.12. Reading/Writing Data via the I²C Bus Interface

14.12.1. Overview of I²C-BUS


The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level.

14.12.2. Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 0.95 seconds.)

14.12.3. Starting and stopping I²C bus communications



1) START condition, repeated START condition, and STOP condition

- (1) START condition
 - The SDA level changes from high to low while SCL is at high level.
- (2) STOP condition
 - This condition regulates how communications on the I²C -BUS are terminated. The SDA level changes from low to high while SCL is at high level.
- (3) Repeated START condition (RESTART condition)
- In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.
- When accessing this device, all communication from transmitting the start condition to transmitting the stop condition after access should be completed within 0.95 seconds. If communication requires 0.95 seconds or longer, the I²C bus interface is reset by the internal bus timeout function.

14.12.4. Slave address

The I²C-BUS devices do not have any chip select or chip enable pins. All I²C-BUS devices are memorized with a fixed unique number in it. The chip selection on the I²C-BUS is executed, when the interface starts, the master device send the required slave address to all devices on the I²C-BUS. The receiving device only reacts for interfacing, when the required slave address is agreed with its own slave address.


During in actual data transmission, the transmitted data contains the slave address and the data with R/W (read/write) bit.

Slave address										
bit 7	it 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1									
0	1	1	0	0	1	0	R/W			

14.12.5. System configuration

All ports connected to the I²C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the Vio line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).



Any device that controls the data transmission and data reception is defined as a "Master". and any device that is controlled by a master device is defined as a "Slave".

The device transmitting data is defined as a "Transmitter" and the device receiving data is defined as a receiver"

In the case of this RTC module, controllers such as a CPU are defined as master devices and the RTC module is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.


14.12.6. I²C bus protocol

In the following sequence descriptions, it is assumed that the CPU is the master and the RX8130 is the slave.

1) Address specification write sequence

Since the RX8130 includes an address auto increment function, once the initial address has been specified, the RX8130 increments (by one byte) the receive address each time data is transferred.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX8130's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RX8130.
- (4) CPU transmits write address to RX8130.
- (5) Check for ACK signal from RX8130.
- (6) CPU transfers write data to the address specified at (4) above.
- (7) Check for ACK signal from RX8130.
- (8) Repeat (6) and (7) if necessary. Addresses are automatically incremented.
- (9) CPU transfers stop condition [P].



2) Address specification read sequence


After using write mode to write the address to be read, set read mode to read the actual data.

- (1) CPU transfers start condition [S].
- (2) CPU transmits the RX8130's slave address with the R/W bit set to write mode.
- (3) Check for ACK signal from RX8130.
- (4) CPU transfers address for reading from RX8130.
- (5) Check for ACK signal from RX8130.
- (6) CPU transfers RESTART condition [Sr] (in which case, CPU does not transfer a STOP condition [P]).
- (7) CPU transfers RX8130's slave address with the R/W bit set to read mode.

(8) Check for ACK signal from RX8130 (from this point on, the CPU is the receiver and the RX8130 is the transmitter).

(9) Data from address specified at (4) above is output by the RX8130.

- (10) CPU transfers ACK signal to RX8130.
- (11) Repeat (9) and (10) if necessary. Read addresses are automatically incremented.
- (12) CPU transfers ACK signal for "1".
- (13) CPU transfers stop condition [P].



3) Read sequence when address is not specified

Once read mode has been initially set, data can be read immediately. In such cases, the address for each read operation is the previously accessed address + 1.

(1) CPU transfers start condition [S].


(2) CPU transmits the RX8130's slave address with the R/W bit set to read mode.

(3) Check for ACK signal from RX8130 (from this point on, the CPU is the receiver and the RX8130 is the transmitter).

(4) Data is output from the RX8130 to the address following the end of the previously accessed address.

- (5) CPU transfers ACK signal to RX8130.
- (6) Repeat (4) and (5) if necessary. Read addresses are automatically incremented in the RX8130.
- (7) CPU transfers ACK signal for "1".

(8) CPU transfers stop condition [P].



Application Manual

AMERICA

Epson Electronics America, Inc.

Headquarter	214 Devcon Drive, San Jose, CA 95112, U.S.A. Phone: (1)800-228-3964
	FAX :(1)408-922-0238
	http://www.eea.epson.com
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A.
Ū	Phone: (1)847-925-8350
	Fax: (1)847 925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A.
	Phone: (1)800-249-7730 (Toll free) : (1)310-955-5300 (Main)
	Fax: (1)310-955-5400

EUROPE

Epson Europe Electronics GmbH

Headquarter	Riesstrasse 15, 80992 Munich, Germany	
	Phone: (49)-(0)89-14005-0	Fax: (49)-(0)89-14005-110
	http://www.epson-electronics.de	

ASIA

Epson (China) Co., Ltd. Headquarter	4F, Tower 1 of China Central Place, 81 Jianguo Street, Chaoyang District, Beijing, 100025 China Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1125 http://www.epson.com.cn/ed/		
Shanghai Branch	High-Tech Building,900 Yishan Road Shanghai 200233,China		
	Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677		
Shenzhen Branch	12/F, Dawning Mansion,#12 Keji South Road, Hi-Tech Park,Shenzhen, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838		
Epson Hong Kong Ltd.			
	Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong		
	Phone: (86) 755-2699-3828 (Shenzhen Branch)		
	Fax: (86) 755-2699-3838 (Shenzhen Branch) http://www.epson.com.hk		
	http://www.epson.com.nk		
Epson Taiwan Technology	Epson Taiwan Technology & Trading Ltd.		
1 07	14F, No.7, Song Ren Road, Taipei 110		
	Phone: (886) 2-8786-6688 Fax: (886)2-8786-6660		
	http://www.epson.com.tw/ElectronicComponent		
Epson Singapore Pte. Ltd.			
	No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633.		
	Phone: (65)- 6586-5500 Fax: (65) 6271-3182		
	http://www.epson.com.sg/epson singapore/electronic devices/electronic devices.page		
Seiko Epson Corporation k	Korea Office		
	19F (63Bldg.,Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul, 150-763, Korea		
	Phone: (82) 2-784-6027 Fax: (82) 2-767-3677		
	http://www.epson-device.co.kr		

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

http://www5.epsondevice.com/en/